





# Analog Devices Welcomes Hittite Microwave Corporation







### HMC1190ALP6NE

v00.0715




## BROADBAND HIGH IP3 DUAL CHANNEL DOWNCONVERTER w/ Fractional-N PLL & VCO, 0.7 - 3.8 GHz

#### Typical Applications

The HMC1190ALP6NE is Ideal for:

- Multiband/Multi-standard Cellular BTS Diversity Receivers
- GSM & 3G & LTE/WiMAX/4G
- MIMO Infrastructure Receivers
- · Wideband Radio Receivers
- Multiband Basestations & Repeaters

### **Functional Diagram**



#### **Features**

Broadband Operation with no external matching High-side and Low-side LO injection Operation

High Input IP3 of +24 dBm

Power Conversion Gain of 8.9 dB

Input P1dB of 11 dBm

SSB Noise Figure of 9 dB

55 dBc Channel-to-Channel Isolation

Enable/Disable Mixer and PLLVCO independently

Single-ended RF input ports

Maximum Phase Detector Rate: 100 MHz

Low Phase Noise: -110 dBc/Hz in Band Typical

PLL FOM:

-230 dBc/Hz Integer Mode, -227 dBc/Hz Fractional Mode

< 180 fs Integrated RMS Jitter (1 kHz to 20 MHz)

LO Low Noise Floor: -165 dBc/Hz Mixer Low Noise Floor: -161 dBc/Hz

Integrated VCO

External VCO Input, differential LO output

Exact Frequency Mode:

0 Hz Fractional Frequency Error

Programmable RF Output Phase

Output Phase Synchronous Frequency Changes

Output Phase Synchronization

LO Output Mute Function

Compact Solution, 6x6 mm Leadless QFN Package

#### **General Description**

The HMC1190ALP6NE is a high linearity broadband dual channel downconverting mixer with integrated PLL and VCO optimized for multi-standard receiver applications that require a compact, low power design. Integrated wideband limiting LO amplifiers enable the HMC1190ALP6NE to achieve an unprecedented RF bandwidth of 700 MHz to 3500 MHz for applications including Cellular/3G, LTE/WiMAX/4G. Unlike conventional narrow-band downconverters, the HMC1190ALP6NE supports both high-side and low-side LO injection over all RF frequencies. The RF and LO input ports are internally matched to 50 Ohms.

The HMC1190ALP6NE features an integrated LO and RF baluns, enable control of IF and LO amplifiers and bias control interface to high linearity passive mixer cores. Balanced passive mixer combined with high-linearity IF amplifier architecture provides excellent LO-to-RF, LO-to-IF, and RF-to-IF isolations. Low noise figure of 9 dB, and high IIP3 of +24 dBm allow the HMC1190ALP6NE to be used in most demanding applications. External bias control pins enable optimization of already low power dissipation of 2.34 W (typical). Fast enable control interface reduces power consumption further in TDD applications.

External VCO input allows the HMC1190ALP6NE to lock external VCOs, and enables cascaded LO architectures for MIMO applications. Two separate Charge Pump (CP) outputs enable separate loop filters optimized for both integrated and external VCOs, and seamless switching between integrated or external VCOs during operation. Programmable RF output phase features can further phase adjust and synchronize multiple HMC1190ALP6NE's enabling scalable MIMO and beam-forming radio architectures.

Additional features include configurable LO output mute function, Exact Frequency Mode that enables the HMC1190ALP6NE to generate fractional frequencies with 0 Hz frequency error, and the ability to synchronously change frequencies without changing phase of the output signal that increases efficiency of digital pre-distortion loops. The HMC1190ALP6NE is housed in RoHS compliant compact 6x6 mm leadless QFN package.





## BROADBAND HIGH IP3 DUAL CHANNEL DOWNCONVERTER w/ Fractional-N PLL & VCO, 0.7 - 3.8 GHz

#### **Table 1. Electrical Specifications**

 $T_{\rm A}$  = +25°C, IF Frequency = 150 MHz, LO Power is set to '3' [1], RF Input Power = -5 dBm, LOVDD=3VRVDD=DVDD3V=CHIPEN= 3.3V.

VDDCP=VCS1=VCS2=VBIASIF1=VBIASIF2=LOBIAS1=LOBIAS2=VCC1=VCC2=VGATE1=VGATE2=5V unless otherwise noted.

Parameter		Typical					Units				
Mixer Core RF Input Frequency Range					700 -	3800					MHz
Mixer Core IF Output Frequency Range					50 -	350					MHz
RF Frequency	9	00	19	00	22	:00	27	00	35	00	MHz
Side Band <sup>[2]</sup>	LSB	USB	LSB	USB	LSB	USB	LSB	USB	LSB	USB	
Conversion Gain <sup>[3]</sup>	9.1	8.7	8.3	8.5	8	8.1	7.2	7.4	6.1	6.2	dB
IIP3	25.2	23.4	26.3	25.4	27.2	26.7	26.7	27.2	27.2	28.3	dB
Noise Figure (SSB)	8.6	8.7	9.1	9	9.8	9.3	10.6	10			dB
Input 1 dB Compression	11	10.8	12.3	12.1	12.8	12.6	13.7	13.6	15.3	15.2	dBm
LO Leakage at RF Port		-42		-44		-46		-47		-52	dBm
RF to IF Isolation	43.5	47.6	37.6	46.3	40.5	38.7	50.5	46.9	59.9	53.9	dBc
Channel to Channel Isolation <sup>[4]</sup>	49.1	51.9	47.2	45.6	46	44.7	44.9	44.7	40.1	40.6	dBc
+2RF-2LO Response	79.3	77.5	84.6	73.4	80.2	80.5	77.2	73.2	70.8	71.6	dBc
+3RF-3LO Response	79.2	74.8	77.1	69.1	80.5	75.5	72.9	76.1	81	69.7	dBc

<sup>[1]</sup> LO Power Level can be adjusted using Reg 16h.

### **Table 2. DC Power Supply Specifications**

Parameter	Min.	Тур.	Max.	Units.
5V Supply Rails	+4.5	+5	+5.5	٧
(VDDCP, VCS1, VCS2, VDDLS, VBIASIF1, VBIASIF2, LOBIAS1, LOBIAS2, VCC1, VCC2)	200 [1]	330	556 <sup>[2]</sup>	mA
3.3V Supply Voltage	+3	+3.3	+3.6	٧
(LOVDD, 3VRVDD, DVDD3V, VCCPD, VCCPS, VCCHF)	142 <sup>[1]</sup>	193	246 <sup>[2]</sup>	mA
VGATE1, VGATE2 <sup>[3]</sup>	VDDIF-0.2	+5	VDDIF	٧
5V Supply Rails <sup>[4]</sup> (VDDCP, VCS1, VCS2, VDDLS, VBIASIF1, VBIASIF2, LOBIAS1, LOBIAS2, VCC1, VCC2) (5V)	324	330	338	mA
3.3V Supply Voltage <sup>[4]</sup> (LOVDD, 3VRVDD, DVDD3V, VCCPD, VCCPS, VCCHF) (3.3V)	185	193	200	mA

<sup>[1]</sup> LO Frequency=2400 MHz, LO\_MIX is enabled in single ended mode, LO\_OUT is disabled. LO\_MIX power setting = 0, divide ratio = 1, divider stage high gain = 0

<sup>[2]</sup> LSB stands for lower side band and refers to RF<LO. USB stands for upper side band and refers to RF>LO.

<sup>[3]</sup> Balun losses at IF output ports are de-embedded.

<sup>[4]</sup> RF1 input power= -5 dBm, measurement taken from IF2 output. RF2 and IF1 ports are terminated with 50 Ohms

<sup>[2]</sup> LO Frequency=2400 MHz, LO\_MIX and LO\_OUT are both enabled in differential mode. LO\_MIX and LO\_OUT power setting = 3, divide ratio = 62, divider stage high gain = 1

<sup>[3]</sup> VGATE1 and VGATE2 are obtained through resistors which are connected to VDDIF

<sup>[4]</sup> LO Frequency=2400 MHz, LO\_MIX is enabled in differential mode, LO\_OUT is disabled. LO\_MIX power setting = 3. When LO\_OUT is enabled in differential mode the bias current increases by 34 mA (Typ.).





## BROADBAND HIGH IP3 DUAL CHANNEL DOWNCONVERTER w/ Fractional-N PLL & VCO, 0.7 - 3.8 GHz

Table 2. DC Power Supply Specifications (Continued)

	Parameter	Min.	Тур.	Max.	Units.
	VDDIF (5V)	139	146	152	mA
	VCS1 + VCS2 (5V)	2.7	3	3.1	mA
Mixer Core Supply Currents when IF1EN and IF2EN are	VBIASIF1 + VBIASIF2 (5V)		21.5	23	mA
Enabled	VGATE1 + VGATE2		3	3	mA
	LOBIAS1 + LOBIAS2 (5V)	4	4	4	mA
	LOVDD (3.3V)	136	143	150	mA
	VDDIF (5V)	0	0	0	mA
	VCS1 + VCS2 (5V)	3.2	3.45	3.6	mA
Mixer Core Supply Currents when IF1EN and IF2EN are	VBIASIF1 + VBIASIF2 (5V)	1.3	1.6	1.9	mA
Disabled	VGATE1 + VGATE2 (5V)	0	0	0	mA
	LOBIAS1 + LOBIAS2 (5V)	4.5	4.9	5.2	mA
	LOVDD (3.3V)	3.2	3.45	3.6	mA
	LO_OUT differential, LO_MIXER off [1] 5V Supplies (VDDLS, VCC1, VCC2, VDDCP) 3.3V Supplies (3VRVDD, DVDD3V, VCCHF, VCCPS, VCCPD)	144 44.5	149 47	154 49.5	mA mA
	LO_OUT single-ended, LO_MIXER off <sup>[1]</sup> 5V Supplies (VDDLS, VCC1, VCC2, VDDCP) 3.3V Supplies (3VRVDD, DVDD3V, VCCHF, VCCPS, VCCPD)	126 44.5	130 47	133 49.5	mA mA
	LO_OUT off, LO_MIXER differential <sup>[1]</sup> 5V Supplies (VDDLS, VCC1, VCC2, VDDCP) 3.3V Supplies (3VRVDD, DVDD3V, VCCHF, VCCPS, VCCPD)	144 44.5	149 47	154 49.5	mA mA
PLL/VCO Core Supply Currents when CHIPEN is Enabled	LO_OUT off, LO_MIXER single-ended [1] 5V Supplies (VDDLS, VCC1, VCC2, VDDCP) 3.3V Supplies (3VRVDD, DVDD3V, VCCHF, VCCPS, VCCPD)	127 44.5	130 47	132.5 49.5	mA mA
	LO_OUT differential, LO_MIXER differential [1] 5V Supplies (VDDLS, VCC1, VCC2, VDDCP) 3.3V Supplies (3VRVDD, DVDD3V, VCCHF, VCCPS, VCCPD)	179 44.5	184 47	189 49.5	mA mA
	LO_OUT single-ended, LO_MIXER single-ended [1] 5V Supplies (VDDLS, VCC1, VCC2, VDDCP) 3.3V Supplies (3VRVDD, DVDD3V, VCCHF, VCCPS, VCCPD)	146 44.5	150 47	154 49.5	mA mA
Q 1	VCCPD, VCCPS, VCCHF, DVDD3V, 3VRVDD (+3.3V)	44.5	47	49.5	mA
PLL/VCO Core Supply	VDDCP, VCC1, VCC2, VDDLS (5V) [1]	1	1	1	mA
Currents when CHIPEN is Disabled	3VRVDD, DVDD3V, VCCPD, VCCPS, VCCHF (3.3V) [1]	5	5	5	mA

<sup>[1]</sup> LO Frequency=2400 MHz, LO\_MIX and LO\_OUT outputs set to maximum gain.





## BROADBAND HIGH IP3 DUAL CHANNEL DOWNCONVERTER w/ Fractional-N PLL & VCO, 0.7 - 3.8 GHz

### Table 3. PLL & VCO Specifications

Parameter	Conditions	Min.	Тур.	Max.	Units
Logic Inputs					
Logic High		1.2			V
Logic Low				0.6	V
Input Current				±1	uA
Input Capacitance			2		pF
LO Output Characteristics					
LO Output Frequency		50		4100	MHz
VCO Frequency at PLL Input		2000		4100	MHz
VCO Fundamental Frequency		2000		4100	MHz
VCO Output Divider					
VCO Output Divider Range	1, 2, 4, 60, 62	1)		62	
PLL RF Divider Characteristics					
40 PHART I	Integer	16		524287	
19-Bit N Divider Range	Fractional	20		524283	
Phase Detector (PD)					
DD Farances	Fractional Mode	DC		100	MHz
PD Frequency	Integer Mode	DC		100	MHz
Harmonics		•			
fo Mode at 4000 MHz	2nd / 3rd / 4th		-30/-22/-32		dBc
VCO Output Divider					
VCO RF Divider Range	1,2,4,6,8, 62	1		62	
PLL RF Divider Characteristics					
19-Bit N-Divider Range (Integer)	Max = 2 <sup>19</sup> - 1	16		524,287	
19-Bit N-Divider Range (Fractional)	Fractional nominal divide ratio varies (-3 / +4) dynamically max	20		524,283	
REF Input Characteristics					•
Max Ref Input Frequency				350	MHz
Ref Input Voltage	AC Coupled	1	2	3.3	Vpp
Ref Input Capacitance				5	pF
14-\Bit R-Divider Range		1		16,383	
VCO Open Loop Phase Noise at fo @ 4 GHz					
10 kHz Offset			-78		dBc/Hz
100 kHz Offset			-108		dBc/Hz
1 MHz Offset			-134.5		dBc/Hz
10 MHz Offset			-156		dBc/Hz
100 MHz Offset			-167		dBc/Hz





## BROADBAND HIGH IP3 DUAL CHANNEL DOWNCONVERTER w/ Fractional-N PLL & VCO, 0.7 - 3.8 GHz

### Table 3. PLL & VCO Specifications (Continued)

Parameter	Conditions	Min.	Тур.	Max.	Units
VCO Open Loop Phase Noise at fo @ 3 GHz/2 = 1.5 GHz					
10 kHz Offset			-83		dBc/Hz
100 kHz Offset			-113		dBc/Hz
1 MHz Offset			-139.5		dBc/Hz
10 MHz Offset			-165.5		dBc/Hz
100 MHz Offset			-167		dBc/Hz
Figure of Merit					
Floor Integer Mode	Normalized to 1 Hz		-230		dBc/Hz
Floor Fractional Mode	Normalized to 1 Hz		-227		dBc/Hz
Flicker (Both Modes)	Normalized to 1 Hz		-268		dBc/Hz
VCO Characteristics					
VCO Tuning Sensitivity at 3862 MHz	Measured at 2.5 V		15		MHz/V
VCO Tuning Sensitivity at 3643 MHz	Measured at 2.5 V	<b>•</b>	14.5		MHz/V
VCO Tuning Sensitivity at 3491 MHz	Measured at 2.5 V		16.2		MHz/V
VCO Tuning Sensitivity at 3044 MHz	Measured at 2.5 V		14.6		MHz/V
VCO Tuning Sensitivity at 2558 MHz	Measured at 2.5 V		15.4		MHz/V
VCO Tuning Sensitivity at 2129 MHz	Measured at 2.5 V		14.8		MHz/V
VCO Supply Pushing	Measured at 2.5 V		2		MHz/V

### Table 4. Enable/Disable Settling Time Specifications

Parameter	Conditions	Min.	Тур.	Max.	Units
Enable Settling Time	Mixer Core Enabled		140		ns
Disable Settling Time	Mixer Core Disabled		110		ns





### BROADBAND HIGH IP3 DUAL CHANNEL DOWNCONVERTER w/ Fractional-N PLL & VCO, 0.7 - 3.8 GHz

Figure 1. Low Side LO Conversion Gain vs. VGATE [1] [2]




Figure 3. High Side LO Conversion Gain vs. VGATE [1] [2]




Figure 5. Low Side LO Noise Figure vs. VGATE [1]




Figure 2. Low Side LO Input IP3 vs. VGATE [1]




Figure 4. High Side LO Input IP3 vs. VGATE [1]





Figure 6. High Side LO Noise Figure vs. VGATE [1]



 $\hbox{[1] VGATE is bias voltage for passive mixer cores (VGATE1 and VGATE2 pins)}. Refer to pin description table.$ 

[2] Balun losses at IF output ports are de-embedded.





### BROADBAND HIGH IP3 DUAL CHANNEL DOWNCONVERTER w/ Fractional-N PLL & VCO, 0.7 - 3.8 GHz

Figure 7. Conversion Gain vs. High Side LO & Low Side LO [1][2]




Figure 8. Input IP3 vs. High Side LO & Low Side LO<sup>[2]</sup>




Figure 9. RF/IF Isolation vs. Temperature<sup>[2][3]</sup>




Figure 10. LO Leakage vs. Frequency[2][3]






Figure 11. Low Side LO Conversion Gain vs. LO Drive [1][2]



[1] Balun losses at IF output ports are de-embedded. [2] VGATE=5V

Figure 12. Low Side LO Input IP3 vs. LO Drive<sup>[2]</sup>



[3] For low side LO





### BROADBAND HIGH IP3 DUAL CHANNEL DOWNCONVERTER w/ Fractional-N PLL & VCO, 0.7 - 3.8 GHz

Figure 13. +2RF -2LO Response vs. Frequency over Temperature<sup>[1][2][3]</sup>




Figure 14. +3RF -3LO Response vs. Frequency over Temperature<sup>[1][2][3]</sup>




Figure 15. RF Input Return Loss vs. Frequency over Temperature<sup>[3][4]</sup>




Figure 16. IF Output Return Loss vs. Frequency over Temperature [3][4]






Figure 17. High Side LO Input P1dB vs. Frequency over Temperature<sup>[3]</sup>



[3] VGATE=5V

[4] LO input Frequency = 1900MHz, LO power setting is 3.

Figure 18. Low Side LO Input P1dB vs. Frequency over Temperature<sup>[3]</sup>



[1] Balun losses at IF output ports are de-embedded.[2] Low side LO

For price, delivery and to place orders: Hittite Microwave Corporation, 2 Elizabeth Drive, Chelmsford, MA 01824
Phone: 978-250-3343 Fax: 978-250-3373 Order On-line at www.hittite.com
Application Support: Phone: 978-250-3343 or RFMG-apps@hittite.com





### BROADBAND HIGH IP3 DUAL CHANNEL DOWNCONVERTER w/ Fractional-N PLL & VCO, 0.7 - 3.8 GHz

Figure 19. Low Side LO Conversion Gain vs. Frequency @ VGATE=5V [1][2]




Figure 21. High Side LO Conversion Gain vs. Frequency @ VGATE=5V [1][2]




Figure 23. Low Side LO Noise Figure vs. Temperature @ VGATE=5V




Figure 20. Low Side LO Input IP3 vs. Frequency @ VGATE=5V<sup>[2]</sup>




Figure 22. High Side LO Input IP3 vs. Frequency @ VGATE=5V<sup>[2]</sup>





Figure 24. High Side LO Noise Figure vs. Temperature @ VGATE=5V



[1] Balun losses at IF output ports are de-embedded.

[2] At room temperature





### BROADBAND HIGH IP3 DUAL CHANNEL DOWNCONVERTER w/ Fractional-N PLL & VCO, 0.7 - 3.8 GHz

Figure 25. Low Side LO Conversion Gain vs. Frequency @ VGATE=4.9V [1][2]




Figure 27. High Side LO Conversion Gain vs. Frequency @ VGATE=4.9V [1][2]




Figure 29. Low Side LO Noise Figure vs. Temperature @ VGATE=4.9V




Figure 26. Low Side LO Input IP3 vs. Frequency @ VGATE=4.9V[2]




Figure 28. High Side LO Input IP3 vs. Frequency @ VGATE=4.9V<sup>[2]</sup>





Figure 30. High Side LO Noise Figure vs. Temperature @ VGATE=4.9V



 $<sup>\</sup>label{eq:continuous} \textbf{[1] Balun losses at IF output ports are de-embedded}.$ 

<sup>[2]</sup> At room temperature





### BROADBAND HIGH IP3 DUAL CHANNEL DOWNCONVERTER w/ Fractional-N PLL & VCO, 0.7 - 3.8 GHz

Figure 31. Low Side LO Conversion Gain vs. Frequency @ VGATE=4.8V [1][2]




Figure 33. High Side LO Conversion Gain vs. Frequency @ VGATE=4.8V [1][2]




Figure 35. Low Side LO Noise Figure vs. Temperature @ VGATE=4.8V




Figure 32. Low Side LO Input IP3 vs. Frequency @ VGATE=4.8V<sup>[2]</sup>




Figure 34. High Side LO Input IP3 vs. Frequency @ VGATE=4.8V<sup>[2]</sup>





Figure 36. High Side LO Noise Figure vs. Temperature @ VGATE=4.8V



[2] At room temperature

<sup>[1]</sup> Balun losses at IF output ports are de-embedded.





## BROADBAND HIGH IP3 DUAL CHANNEL DOWNCONVERTER w/ Fractional-N PLL & VCO, 0.7 - 3.8 GHz

Figure 37. Channel to Channel Isolation vs. Frequency




Figure 38. Channel to Channel Isolation vs. IF Frequency




Figure 39. Low Side LO Conversion Gain Mismatch @ VGATE=5V [1]




Figure 40. Low Side LO Input IP3 Mismatch @ VGATE=5V




Figure 41. Low Side LO Conversion Gain vs. VGATE=Vdd<sup>[1]</sup>





Figure 42. Low Side LO Input IP3 vs. VGATE=Vdd



[1] Balun losses at IF output ports are de-embedded.





### BROADBAND HIGH IP3 DUAL CHANNEL DOWNCONVERTER w/ Fractional-N PLL & VCO, 0.7 - 3.8 GHz

Figure 43. Conversion Gain vs. IF Frequency @ RF=900 MHz, VGATE=5V [1]




Figure 45. Conversion Gain vs. IF Frequency @ RF=1900 MHz, VGATE=5V [1]




Figure 47. Conversion Gain vs. IF Frequency @ RF=2400 MHz, VGATE=5V [1]




Figure 44. IIP3 vs. IF Frequency @ RF=900 MHz, VGATE=5V




Figure 46. IIP3 vs. IF Frequency @ RF=1900 MHz, VGATE=5V





Figure 48. IIP3 vs. IF Frequency @ RF=2400 MHz, VGATE=5V



[1] Balun losses at IF output ports are de-embedded.





## BROADBAND HIGH IP3 DUAL CHANNEL DOWNCONVERTER w/ Fractional-N PLL & VCO, 0.7 - 3.8 GHz

Figure 49. Auxiliary LO Output, Open Loop Phase Noise @ 3600 MHz




Figure 50. Auxiliary LO Output, Fractional Mode Closed Loop Phase Noise @3600 MHz with various divider ratios [1]




Figure 51. Auxiliary LO Output, Open Loop Phase Noise @ 4100 MHz




Figure 52. Auxiliary LO Output, Fractional Mode Closed Loop Phase Noise @4100 MHz with various divider ratios [1]





Figure 53. Auxiliary LO Output,
Fractional Mode Closed Loop Phase Noise
@ 3300 MHz with various divider ratios [2]



[1] Using 122.88 MHz clock input, 61.44 MHz PFD, 2.5 mA CP, 174 uA Leakage.

[2] Using 100 MHz clock input, 50MHz PFD, 2.5 mA CP, 174 uA Leakage





### BROADBAND HIGH IP3 DUAL CHANNEL DOWNCONVERTER w/ Fractional-N PLL & VCO, 0.7 - 3.8 GHz

Figure 54. Auxiliary LO Output, Open Loop Phase Noise vs. Frequency




Figure 56. Auxiliary LO Output Power vs Temperature [1]




Figure 58. Typical VCO Sensitivity




Figure 55. Auxiliary LO Output, Open Loop Phase Noise vs. Temperature




Figure 57. Integrated RMS Jitter [2]





Figure 59. Reference Input Sensitivity, Square Wave, 50  $\Omega$  [3]



[1] Both Aux. LO and MOD LO Gain Set to '3' (Max Level), both Aux. LO and MOD LO Buffer Enabled, measured from Auxiliary LO Port.

[2] RMS Jitter data is measured in fractional mode using 50 MHz reference frequency, from 1 kHz to 100 MHz integration bandwidth.

[3] Measured from a 50 Ω source with a 100 Ω external resistor termination. See PLL with Integrated RF VCOs Operating Guide Reference Input Stage section for more details. Full FOM performance up to maximum 3.3 Vpp input voltage.





## BROADBAND HIGH IP3 DUAL CHANNEL DOWNCONVERTER w/ Fractional-N PLL & VCO, 0.7 - 3.8 GHz

Figure 60. Reference Input Sensitivity, Sinusoid Wave, 50  $\Omega$  [1]




Figure 62. Fractional-N Spurious Performance @ 2646.96 MHz Exact Frequency Mode ON [2]




Figure 61. Figure of Merit for PLL/VCO




Figure 63. Fractional-N Spurious Performance @ 2646.96 MHz Exact Frequency Mode OFF [2]




Figure 64. Forward Transmission Gain [3]





Figure 65. Closed Loop Phase Noise With External VCO HMC384LP4E @ 2200 MHz



[1] Measured from a  $50 \Omega$  source with a  $100 \Omega$  external resistor termination. See PLL with Integrated RF VCOs Operating Guide Reference Input Stage section for more details. Full FOM performance up to maximum 3.3 Vpp input voltage.

[2] 122.88 MHz clock input, PFD = 61.44 MHz, Channel Spacing = 240 KHz.

[3] S21 from Ext VCO (pin 43, 44) in and LO (pin 32, 33) out





## BROADBAND HIGH IP3 DUAL CHANNEL DOWNCONVERTER w/ Fractional-N PLL & VCO, 0.7 - 3.8 GHz

Figure 66. Auxiliary LO Differential Output Return Loss




Figure 67. Auxiliary LO Single Ended Output Return Loss




Table 5. Loop Filter Configuration

Loop Filter	C1	C2	C3	C4	R2	R3	R4	Loop Filter Design
BW (kHz)	(pF)	(nF)	(pF)	(pF)	(kΩ)	(kΩ)	(kΩ)	
156	180	6.8	47	47	2.2	1	1	CP R3 R4 VTUNE  R2 C3 C4





## BROADBAND HIGH IP3 DUAL CHANNEL DOWNCONVERTER w/ Fractional-N PLL & VCO, 0.7 - 3.8 GHz

Table 6. Harmonics of LO

LO Freq. (GHz)     1     2     3     4       0.7     -65     -45     -67     -63       1.1     -80     -55     -64     -67       1.5     -59     -58     -65     -62       1.9     -59     -54     -72     -64       2.3     -60     -59     -73     -63       2.7     -59     -58     -82     -55       3.1     -60     -58     -77     -48		nLO Spur @ RF Port							
1.1     -80     -55     -64     -67       1.5     -59     -58     -65     -62       1.9     -59     -54     -72     -64       2.3     -60     -59     -73     -63       2.7     -59     -58     -82     -55	LO Freq. (GHz)	1	2	3	4				
1.5     -59     -58     -65     -62       1.9     -59     -54     -72     -64       2.3     -60     -59     -73     -63       2.7     -59     -58     -82     -55	0.7	-65	-45	-67	-63				
1.9     -59     -54     -72     -64       2.3     -60     -59     -73     -63       2.7     -59     -58     -82     -55	1.1	-80	-55	-64	-67				
2.3     -60     -59     -73     -63       2.7     -59     -58     -82     -55	1.5	-59	-58	-65	-62				
2.7 -59 -58 -82 -55	1.9	-59	-54	-72	-64				
	2.3	-60	-59	-73	-63				
<b>3.1</b> -60 -58 -77 -48	2.7	-59	-58	-82	-55				
	3.1	-60	-58	-77	-48				
<b>3.5</b> -53 -63 -73 -48	3.5	-53	-63	-73	-48				

LO = Max. level

All values in dBm measured at RF port.

Table 7. MxN Spurious @ IF Port

		nLO							
mRF	0	1	2	3	4				
0	XX	-44	-52	-52	-55				
1	-49	0	-44	-17	-52				
2	-87	-45	-72	-50	-80				
3	-88	-62	-88	-71	-87				
4	-85	-85	-88	-88	-87				

RF Freq. = 0.9 GHz @-5 dBm

LO Freg. = 0.8 GHz @ Max. level

All values in dBc below IF power level (1RF - 1LO).

Table 8. MxN Spurious @ IF Port

		nLO							
mRF	0	1	2	3	4				
0	xxx	-44	-49	-64	-49				
1	-54	0	-43	-28	-65				
2	-83	-49	-76	-57	-84				
3	-87	-72	-86	-88	-85				
4	-83	-83	-85	-85	-87				

RF Freq. = 1.9 GHz @-5 dBm

LO Freq. = 1.8 GHz @ Max. level

All values in dBc below IF power level (1RF - 1LO).

Table 9. MxN Spurious @ IF Port

			nLO		
mRF	0	1	2	3	4
0	xxx	-44	-47	-65	-53
1	-58	0	-46	-40	-68
2	-80	-60	-75	-67	-85
3	-82	-82	-86	-83	-85
4	-84	-82	-85	-85	-87

RF Freq. = 2.5 GHz @-5 dBm

LO Freq. = 2.4 GHz @Max. level

All values in dBc below IF power level (1RF - 1LO).

Table 10. Truth Table [1]

CHIPEN (V)	PLL/VCO
LOW	OFF
HIGH	ON





## BROADBAND HIGH IP3 DUAL CHANNEL DOWNCONVERTER w/ Fractional-N PLL & VCO, 0.7 - 3.8 GHz

#### **Absolute Maximum Ratings**


RF Input Power (VBIASIF1,2= +5V, LOVDD=3.0V)	+20 dBm
VBIASIF1,2, LOVDD	6V
VGATE1,2, VDDCP, VCS1, VCS2, LOVDD	-0.3V to +5.5V
3VRVDD, DVDD3V	-0.3V to +3.6V
Max. Channel Temperature	150°C
Thermal Resistance (channel to ground paddle)	3.3°C/W
Storage Temperature	-65 to 150°C
Operating Temperature	-40 to +85°C
ESD Sensitivity (HBM)	Class 1B
ESD Sensitivity (FICDM)	Class C1


#### **Recommended Operating Conditions**

VDDCP, VCS1, VCS2, VBIASIF1, VBIASIF2,LO-BIAS1,LOBIAS2,VCC1,VCC2,VGATE1,VGATE2,VD-DLS	5.0 V
LOVDD, 3VRVDD, DVDD3V, VCCPD, VCCPS, VCCHF	+3.3 V
Operating Temperature	-40 to +85°C

SHEE

#### **Outline Drawing**





#### NOTES:

- 1. PACKAGE BODY MATERIAL: LOW STRESS INJECTION MOLDED PLASTIC SILICA AND SILICON IMPREGNATED
- 2. LEAD AND GROUND PADDLE MATERIAL: COPPER ALLOY.
- 3. LEAD AND GROUND PADDLE PLATING: NiPdAu.
- 4. DIMENSIONS ARE IN INCHES [MILLIMETERS].
- 5. LEAD SPACING TOLERANCE IS NON-CUMULATIVE.
- 6. CHARACTERS TO BE HELVETICA MEDIUM, .025 HIGH, WHITE INK, OR LASER MARK LOCATED APPROX. AS SHOWN.
- 7. PAD BURR LENGTH SHALL BE 0.15mm MAX. PAD BURR HEIGHT SHALL BE 0.25mm MAX.
- 8. PACKAGE WARP SHALL NOT EXCEED 0.05mm
- 9. ALL GROUND LEADS AND GROUND PADDLE MUST BE SOLDERED TO PCB RF GROUND.
- 10. REFER TO HITTITE APPLICATION NOTE FOR SUGGESTED PCB LAND PATTERN.

#### Package Information

Part Number	Package Body Material	Lead Finish	MSL Rating [2]	Package Marking [1]
HMC1190ALP6NE	RoHS-compliant Low Stress Injection Molded Plastic	100% matte Sn	MSL1	<u>H1190A</u> XXXX

<sup>[1] 4-</sup>Digit lot number XXXX

<sup>[2]</sup> Max peak reflow temperature of 260 °C





## BROADBAND HIGH IP3 DUAL CHANNEL DOWNCONVERTER w/ Fractional-N PLL & VCO, 0.7 - 3.8 GHz

### **Pin Descriptions**


Pin Number	Function	Description		
1	VDDCP	Power Supply for charge pump analog section.		
2	BIAS	External bypass decoupling for precision bias circuits.		
3,4	CP1,CP2	Charge Pump Outputs.		
5	3VRVDD	Reference supply, 3.3 V nominal.		
6	XREFP	Reference Input. DC bias is generated internally. Normally AC coupled externally.		
7	DVDD3V	DC Power Supply for Digital (CMOS) Circuitry, 3.3 V nominal.		
8,23	VCS1, VCS2	Bias control pins for IF amplifiers. Connect to 5V supply through 590 Ohms resistors. Refer to application section for proper values of resistors to adjust IF amplifier current.		
9	IF1N			
10	IF1P	Differential IF outputs Connect to 5V ounsly through above industry. Con analization size if		
21	IF2P	Differential IF outputs. Connect to 5V supply through choke inductors. See application circuit.		
22	IF2N			
11, 20	VBIASIF1, VBIASIF2	Supply voltage pin for IF amplifier's bias circuits. Connect to 5V supply through filtering.		
12, 19	VGATE1, VGATE2	Bias pins for mixer cores. Set from 4.7V to 5.0V for operating frequency band.		
13, 18	RF1, RF2	RF input pins of the mixer, internally matched to 50 Ohms. RF input pins require off chip DC blocking capacitors. See application circuit.		
14, 17	LOBIAS2, LOBIAS1	Bias control pins for LO Amplifiers. Connect to 5V supply through 270 Ohms resistors. Refer to application section for proper values of resistors to adjust LO amplifier current.		
15,24	RSV	Reserved for internal use.Should be left floating.		
16	LOVDD	3V bias supply for LO Drive stages. Refer to application circuit for appropriate filtering and bias generation information.		
25	CHIP_EN	Chip Enable. Connect to logic high for normal operation.		
26	LO_N	Negative LO output used for single-ended, differential, or dual output mode.		
27	LO_P	Positive LO output used for differential or dual outputs only. While it can drive a separate load from LO_N, it cannot be used when LO_N is disabled.		
28	VCC1	VCO Analog supply1, 5.0V nominal.		
29	VCC2	VCO Analog Supply 2, 5.0V nominal.		
30	VTUNE	VCO Varactor. Tuning Port Input.		
31	SEN	PLL Serial Port Enable (CMOS) Logic Input.		
32	SDI	PLL Serial Port Data (CMOS) Logic Input.		
33	SCK	PLL Serial Port Clock (CMOS) Logic Input.		
34	LD/SDO	Lock Detect, or Serial Data, or General Purpose (CMOS) Logic Output (GPO).		
35	EXT_VCO_N	External VCO negative input		
36	EXT_VCO_P	External VCO positive input.		
37	VCCHF	Analog supply, 3.3 V nominal		
38	VCCPS	Analog supply, Prescaler, 3.3 V nominal		
39	VCCPD	Analog supply, Phase Detector, 3.3 V nominal		
40	VDDLS	Analog supply, Charge Pump, 5.0 V nominal		
	V DDLO	Analog supply, Gharge Fullip, 3.0 v Homiliai		





### BROADBAND HIGH IP3 DUAL CHANNEL DOWNCONVERTER w/ Fractional-N PLL & VCO, 0.7 - 3.8 GHz

#### **Evaluation PCB**



The circuit board used in the application should use RF circuit design techniques. Signal lines should have 50 Ohm impedance while the package ground leads and exposed paddle should be connected directly to the ground plane similar to that shown. A sufficient number of via holes should be used to connect the top and bottom ground planes. The evaluation circuit board shown is available from Hittite upon request.

#### **Evaluation PCB Schematic**

To view this <u>Evaluation PCB Schematic</u> please visit <u>www.hittite.com</u> and choose HMC1190ALP6NE from the "Search by Part Number" pull down menu to view the product splash page.

#### **Evaluation Order Information**

Item	Contents	Part Number
Evaluation PCB Only	HMC1190ALP6NE Evaluation PCB	EV1HMC1190ALP6N [1]
Evaluation Kit	HMC1190ALP6NE Evaluation PCB USB Interface Board 6' USB A Male to USB B Female Cable CD ROM (Contains User Manual, Evaluation PCB Schematic, Evaluation Software, Hittite PLL Design Software)	EK1HMC1190ALP6N [2]

<sup>[1]</sup> Reference this number when ordering Evaluation PCB Only

<sup>[2]</sup> Reference this number when ordering an HMC1190ALP6NE Evaluation KIt





### BROADBAND HIGH IP3 DUAL CHANNEL DOWNCONVERTER w/ Fractional-N PLL & VCO, 0.7 - 3.8 GHz

#### 1.0 Theory of Operation

The block diagram of HMC1190ALP6NE PLL with Integrated VCO is shown in Figure 66




Figure 66. HMC1190ALP6NE PLL VCO Block Diagram

#### 1.1 PLL Overview

The PLL divides down the VCO output to the desired comparison frequency via the N-divider (integer value set in Reg 03h, fractional value set in Reg 04h), compares the divided VCO signal to the divided reference signal (reference divider set in Reg 02h) in the Phase Detector (PD), and drives the VCO tuning voltage via the Charge Pump (CP) (configured in Reg 09h) to the VCO subsystem. Some of the additional PLL subsystem functions include:

- Delta Sigma configuration (Reg 06h)
- Exact Frequency Mode (Configured in Reg 0Ch, Reg 06h, Reg 03h, and Reg 04h)
- Lock Detect (LD) Configuration (Reg 07h to configure LD, and Reg 0Fh to configure LD\_SDO output pin)
- External CEN pin used as hardware enable pin.

Typically, only writes to the divider registers (integer part Reg 03h, fractional part Reg 04h, VCO Divide Ratio part Reg 04h) are required for HMC1190ALP6NE output frequency changes.

Divider registers of the PLL (Reg 03h, and Reg 04h), set the fundamental frequency (2050 MHz to 4100 MHz) of the VCO. Output frequencies ranging from 33 MHz to 2050 MHz are generated by tuning to the appropriate fundamental VCO frequency (2050 MHz to 4100 MHz) by programming N divider (Reg 03h, and Reg 04h), and programming the output divider (divide by 1/2/4/6.../60/62, programmed in Reg 16h) in the VCO register.

For detailed frequency tuning information and example, please see "1.3.7 Frequency Tuning" section.





## BROADBAND HIGH IP3 DUAL CHANNEL DOWNCONVERTER w/ Fractional-N PLL & VCO, 0.7 - 3.8 GHz

#### 1.1 VCO Overview

The VCO consists of a capacitor switched step tuned VCO and an output stage. In typical operation, the VCO is programmed with the appropriate capacitor switch setting which is executed automatically by the PLL AutoCal state machine if AutoCal is enabled (Reg 0Ah[11] = 0, see section "1.2.1 VCO Calibration" for more information). The VCO tunes to the fundamental frequency (2050 MHz to 4100 MHz), and is locked by the CP output from the PLL subsystem. The VCO controls the output stage of the HMC1190ALP6NE enabling configuration of:

- VCO Output divider settings configured in Reg 16h (divide by 2/4/6...60/62 to generate frequencies from 33 MHz to 2050 MHz, or divide by 1 to generate fundamental frequencies between 2050 MHz and 4100 MHz)
- Output gain settings (<u>Reg 16h[7:6]</u>, <u>Reg 16h[9:8]</u>)
- Single-ended or differential output operation (Reg 17h[9:8])
- Always Mute (Reg 16h[5:0])
- Mute when unlock (Reg 17h[7])

#### 1.1.1 VCO Calibration

### 1.1.1.1 VCO Auto-Calibration (AutoCal)

The HMC1190ALP6NE uses a step tuned type VCO. A step tuned VCO is a VCO with a digitally selectable capacitor bank allowing the nominal center frequency of the VCO to be adjusted or 'stepped' by switching in/out VCO tank capacitors. A step tuned VCO allows the user to center the VCO on the required output frequency while keeping the varactor tuning voltage optimized near the mid-voltage tuning point of the HMC1190ALP6NE's charge pump. This enables the PLL charge pump to tune the VCO over the full range of operation with both a low tuning voltage and a low tuning sensitivity (kvco).

The VCO switches are normally controlled automatically by the HMC1190ALP6NE using the Auto-Calibration feature. The Auto-Calibration feature is implemented in the internal state machine. It manages the selection of the VCO sub-band (capacitor selection) when a new frequency is programmed. The VCO switches may also be controlled directly via register <a href="Reg 15h">Reg 15h</a> for testing or for other special purpose operation.

To use a step tuned VCO in a closed loop, the VCO must be calibrated such that the HMC1190ALP6NE knows which switch position on the VCO is optimum for the desired output frequency. The HMC1190ALP6NE supports Auto-Calibration (AutoCal) of the step tuned VCO. The AutoCal fixes the VCO tuning voltage at the optimum mid-point of the charge pump output, then measures the free running VCO frequency while searching for the setting which results in the free running output frequency that is closest to the desired phase locked frequency. This procedure results in a phase locked oscillator that locks over a narrow voltage range on the varactor. A typical tuning curve for a step tuned VCO is shown in Figure 67.Note how the tuning voltage stays in a narrow range over a wide range of output frequencies such as fast frequency hopping.





### BROADBAND HIGH IP3 DUAL CHANNEL DOWNCONVERTER w/ Fractional-N PLL & VCO, 0.7 - 3.8 GHz




Figure 67. Typical VCO Tuning Voltage After Calibration

The calibration is normally run automatically once for every change of frequency. This ensures optimum selection of VCO switch settings vs. time and temperature. The user does not normally have to be concerned about which switch setting is used for a given frequency as this is handled by the AutoCal routine. The accuracy required in the calibration affects the amount of time required to tune the VCO. The calibration routine searches for the best step setting that locks the VCO at the current programmed frequency, and ensures that the VCO will stay locked and perform well over it's full temperature range without additional calibration, regardless of the temperature that the VCO was calibrated at.

Auto-Calibration can also be disabled allowing manual VCO tuning. Refer to section 1.2.1.5 for a description of manual tuning.

#### 1.1.1.2 Auto-reLock on Lock Detect Failure

It is possible by setting Reg 0Ah[17] to have the VCO subsystem automatically re-run the calibration routine and re-lock itself if Lock Detect indicates an unlocked condition for any reason. With this option the system will attempt to re-Lock only once.

### 1.1.1.3 VCO AutoCal on Frequency Change

Assuming Reg 0Ah[11]=0, the VCO calibration starts automatically whenever a frequency change is requested. If it is desired to rerun the AutoCal routine for any reason, at the same frequency, simply rewrite the frequency change with the same value and the AutoCal routine will execute again without changing final frequency.

#### 1.1.1.4 VCO AutoCal Time & Accuracy

The VCO frequency is counted for  $T_{mmt}$ , the period of a single AutoCal measurement cycle.

$$T_{mmt} = T_{xtal} \cdot R \cdot 2^{n} \tag{EQ 1}$$

n is set by Reg 0Ah[2:0] and results in measurement periods which are multiples of the PD period,  $T_{xtal}R$ .

R is the reference path division ratio currently in use, Reg 02h

 $T_{vtal}$  is the period of the external reference (crystal) oscillator.

The VCO AutoCal counter will, on average, expect to register N counts, rounded down (floor) to the nearest integer, every PD cycle.

N is the ratio of the target VCO frequency,  $f_{vco}$ , to the frequency of the PD,  $f_{pd}$ , where N can





### BROADBAND HIGH IP3 DUAL CHANNEL DOWNCONVERTER w/ Fractional-N PLL & VCO, 0.7 - 3.8 GHz

be any rational number supported by the N divider.

N is set by the integer ( $N_{int} = \frac{\text{Reg 03h}}{\text{N}}$ ) and fractional ( $N_{frac} = \frac{\text{Reg 04h}}{\text{N}}$ ) register contents

$$N = N_{int} + N_{frac} / 2^{24}$$
 (EQ 2)

The AutoCal state machine runs at the rate of the FSM clock,  $T_{FSM}$ , where the FSM clock frequency cannot be greater than 50 MHz.

$$T_{FSM} = T_{xtal} \cdot 2^m \tag{EQ 3}$$

m is 0, 2, 4 or 5 as determined by Reg 0Ah[14:13]

The expected number of VCO counts, V, is given by

$$V = floor (N \cdot 2^n)$$
 (EQ 4)

The nominal VCO frequency measured, f<sub>vcom</sub>, is given by

$$f_{vcom} = V \cdot f_{xtal} / (2^n \cdot R)$$
 (EQ 5)

where the worst case measurement error,  $f_{err}$  , is:

$$f_{err} \approx \pm f_{pd} / 2^{n+1}$$
 (EQ 6)




Figure 68. VCO Calibration

A 5-bit step tuned VCO, for example, nominally requires 5 measurements for calibration, worst case 6 measurements, and hence 7 VSPI data transfers of 20 clock cycles each. Total calibration time, worst case, is given by:

$$T_{cal} = k128T_{ESM} + 6T_{PD} 2^{n} + 7 \cdot 20T_{ESM}$$
 (EQ 7)

or equivalently

$$T_{cal} = T_{vtal} (6R \cdot 2^n + (140 + (3 \cdot 128)) \cdot 2^m)$$
 (EQ 8)

For guaranteed hold of lock, across temperature extremes, the resolution should be better than 1/8<sup>th</sup> the frequency step caused by a VCO sub-band switch change. Better resolution settings will show no improvement.

#### 1.1.0.0.1 VCO AutoCal Example

The HMC1190ALP6NE must satisfy the maximum  $f_{pd}$  limited by the two following conditions:

a. N  $\geq$  16 (f<sub>int</sub>), N  $\geq$  20.0 (f<sub>frac</sub>), where N = f<sub>VCO</sub>/f<sub>pd</sub>

b.  $f_{pd} \le 100 \text{ MHz}$ 





## BROADBAND HIGH IP3 DUAL CHANNEL DOWNCONVERTER w/ Fractional-N PLL & VCO, 0.7 - 3.8 GHz

Suppose the HMC1190ALP6NE output frequency is to operate at 2.01 GHz. Our example crystal frequency is  $f_{xtal} = 50$  MHz, R=1, and m=0 (Figure 68), hence  $T_{FSM} = 20$  ns (50 MHz). Note, when using AutoCal, the maximum AutoCal Finite State Machine (FSM) clock cannot exceed 50 MHz (see Reg 0Ah[14:13]). The FSM clock does not affect the accuracy of the measurement, it only affects the time to produce the result. This same clock is used to clock the 16 bit VCO serial port.

If time to change frequencies is not a concern, then one may set the calibration time for maximum accuracy, and therefore not be concerned with measurement resolution.

Using an input crystal of 50 MHz (R=1 and fpd=50 MHz) the times and accuracies for calibration using (EQ 6) and (EQ 8) are shown in <sup>Table 11</sup> Where minimal tuning time is 1/8<sup>th</sup> of the VCO band spacing.

Across all VCOs, a measurement resolution better than 800 kHz will produce correct results. Setting m = 0, n = 5, provides 781 kHz of resolution and adds 8.6  $\mu$ s of AutoCal time to a normal frequency hop. Once the AutoCal sets the final switch value, 8.64  $\mu$ s after the frequency change command, the fractional register will be loaded, and the loop will lock with a normal transient predicted by the loop dynamics. Hence as shown in this example that AutoCal typically adds about 8.6  $\mu$ s to the normal time to achieve frequency lock. Hence, AutoCal should be used for all but the most extreme frequency hopping requirements.

Table 11. AutoCal Example with  $F_{xtal} = 50 \text{ MHz}$ , R = 1, m = 0

Control Value Reg0Ah[2:0]	n	2 <sup>n</sup>	T <sub>mmt</sub> (µs)	T <sub>cal</sub> (µs)	F <sub>err</sub> Max
0	0	1	0.02	4.92	± 25 MHz
1	1	2	0.04	5.04	± 12.5 MHz
2	2	4	0.08	5.28	± 6.25 MHz
3	3	8	0.16	5.76	± 3.125 MHz
4	5	32	0.64	8.64	± 781 kHz
5	6	64	1.28	12.48	± 390 kHz
6	7	128	2.56	20.16	± 195 kHz
7	8	256	5.12	35.52	± 98 kHz

### 1.1.0.1 Manual VCO Calibration for Fast Frequency Hopping

If it is desirable to switch frequencies quickly it is possible to eliminate the AutoCal time by calibrating the VCO in advance and storing the switch number vs frequency information in the host. This can be done by initially locking the HMC1190ALP6NE on each desired frequency using AutoCal, then reading, and storing the selected VCO switch settings. The VCO switch settings are available in <a href="Reg 15h">Reg 15h</a>[8:1] after every AutoCal operation. The host must then program the VCO switch settings directly when changing frequencies. Manual writes to the VCO switches are executed immediately as are writes to the integer and fractional registers when AutoCal is disabled. Hence frequency changes with manual control and AutoCal disabled, requires a minimum of two serial port transfers to the HMC1190ALP6NE, once to set the VCO switches, and once to set the PLL frequency.

If AutoCal is disabled Reg 0Ah[11]=1, the VCO will update its registers with the value written via Reg 15h[8:1] immediately.

#### 1.1.2 Registers required for Frequency Changes in Fractional Mode

A large change of frequency, in fractional mode (Reg 06h[11]=1), may require Main Serial Port writes to:

- 1. The integer register intg, Reg 03h (only required if the integer part changes)
- Manual VCO Tuning Reg 15h only required for manual control of VCO if Reg 0Ah[11]=1 (AutoCal disabled)





### BROADBAND HIGH IP3 DUAL CHANNEL DOWNCONVERTER w/ Fractional-N PLL & VCO, 0.7 - 3.8 GHz

- 3. VCO Divide Ratio and Gain Register
  - Reg 16h[5:0] is required to change the VCO Output Divider value if needed.
  - Reg 16h[10:6] is required to change the Output Gain if needed.
- 4. The fractional register, Reg 04h. The fractional register write triggers AutoCal if Reg 0Ah[11]=0, and is loaded into the Delta Sigma modulator automatically after AutoCal runs. If AutoCal is disabled, Reg 0Ah[11]=1, the fractional frequency change is loaded into the Delta Sigma modulator immediately when the register is written with no adjustment to the VCO.

Small steps in frequency in fractional mode, with AutoCal enabled (Reg 0Ah[11]=0), usually only require a single write to the fractional register. Worst case, 3 Main Serial Port transfers to the HMC1190ALP6NE could be required to change frequencies in fractional mode. If the frequency step is small and the integer part of the frequency does not change, then the integer register is not changed. In all cases, in fractional mode, it is necessary to write to the fractional register Reg 04h for frequency changes.

### 1.1.3 Registers Required for Frequency Changes in Integer Mode

A change of frequency, in integer mode (Reg 06h[11]=0), requires Main Serial Port writes to:

- 1. VCO register
  - Reg 15h only required for manual control of VCO if Reg 0Ah[11]=1 (AutoCal disabled)
  - Reg 16h is required to change the VCO Output Divider value if needed
- 2. The integer register Reg 03h.
  - In integer mode, an integer register write triggers AutoCal if Reg 0Ah[11]=0, and is loaded into the prescaler automatically after AutoCal runs. If AutoCal is disabled, Reg 0Ah[11]=1, the integer frequency change is loaded into the prescaler immediately when written with no adjustment to the VCO. Normally changes to the integer register cause large steps in the VCO frequency, hence the VCO switch settings must be adjusted. AutoCal enabled is the recommended method for integer mode frequency changes. If AutoCal is disabled (Reg 0Ah[11]=1), a prior knowledge of the correct VCO switch setting and the corresponding adjustment to the VCO is required before executing the integer frequency change.

### 1.1.4 VCO Output Mute Function

The HMC1190ALP6NE features an intelligent output mute function with the capability to disable the VCO output while maintaining the PLL and VCO subsystems fully functional. The mute function is automatically controlled by the HMC1190ALP6NE, and provides a number of mute control options including:

- 1. Always mute (Reg 16h[5:0] = 0d). This mode is used for manual mute control.
- 2. Automatically mute the outputs during VCO calibration (Reg 17h[7] = 1) that occurs during output frequency changes.

This mode can be useful in eliminating any out of band emissions during frequency changes, and ensuring that the system emits only desired frequencies. It is enabled by writing Reg 17h[7] = 1. Typical isolation when the HMC1190ALP6NE is muted is always better than 60 dB, and is ~ 30 dB better than disabling the output buffers of the HMC1190ALP6NE via Reg 17h[5:4].





### BROADBAND HIGH IP3 DUAL CHANNEL DOWNCONVERTER w/ Fractional-N PLL & VCO, 0.7 - 3.8 GHz

#### 1.2 PLL Overview

### 2.1.1 Charge Pump (CP) & Phase Detector (PD)

The Phase detector (PD) has two inputs, one from the reference path divider and one from the RF path divider. When in lock these two inputs are at the same average frequency and are fixed at a constant average phase offset with respect to each other. We refer to the frequency of operation of the PD as  $f_{pd}$ . Most formulae related to step size, delta-sigma modulation, timers etc., are functions of the operating frequency of the PD,  $f_{pd}$  is also referred to as the comparison frequency of the PD.

The PD compares the phase of the RF path signal with that of the reference path signal and controls the charge pump output current as a linear function of the phase difference between the two signals. The output current varies linearly over a full  $\pm 2\pi$  radians ( $\pm 360^{\circ}$ ) of input phase difference.

#### **2.1.1.1 Charge Pump**

A simplified diagram of the charge pump is shown in Figure 69. The CP consists of 4 programmable current sources, two controlling the CP Gain (Up Gain Reg 09h[13:7], and Down Gain Reg 09h[6:0]) and two controlling the CP Offset, where the magnitude of the offset is set by Reg 09h [20:14], and the direction is selected by Reg 09h [21]=1 for up and Reg 09h [22]=1 for down offset.

CP Gain is used at all times, while CP Offset is only recommended for fractional mode of operation. Typically the CP Up and Down gain settings are set to the same value ( $\frac{\text{Reg 09h}}{13:7} = \frac{\text{Reg 09h}}{13:7} = \frac{\text{$ 




Figure 69. Charge Pump Gain & Offset Control

### 2.1.1.1.1 Charge Pump Gain

Charge pump Up and Down gains are set by Reg 09h[13:7] and Reg 09h[6:0] respectively. The current gain of the pump in Amps/radian is equal to the gain setting of this register divided by  $2\pi$ .

Typical CP gain setting is set to 2 to 2.5 mA, however lower values can also be used. Values < 1 mA may result in degraded Phase Noise performance.

For example, if both Reg 09h[13:7] and Reg 09h[6:0] are set to '50d' the output current of each pump will be 1 mA and the phase frequency detector gain  $k_p = 1$  mA/2 $\pi$  radians, or 159  $\mu$ A/rad.





## BROADBAND HIGH IP3 DUAL CHANNEL DOWNCONVERTER w/ Fractional-N PLL & VCO, 0.7 - 3.8 GHz

### 2.1.1.1.2 Charge Pump Phase Offset

In Integer Mode, the phase detector operates with zero offset. The divided reference signal and the divided VCO signal arrive at the phase detector inputs at the same time. Integer mode does not require any CP Offset current. When operating in Integer Mode simply disable CP offset in both directions (Up and down), by writing Reg 09h[22:21] = '00'b and set the CP Offset magnitude to zero by writing Reg 09h[20:14] = 0.

In Fractional Mode CP linearity is of paramount importance. Any non-linearity degrades phase noise and spurious performance.

In fractional mode, these non-linearities are eliminated by operating the PD with an average phase offset, either positive or negative (either the reference or the VCO edge always arrives first at the PD ie. leads).

A programmable CP offset current source is used to add DC current to the loop filter and create the desired phase offset. Positive current causes the VCO to lead, negative current causes the reference to lead.

The CP offset is controlled via Reg 09h[20:14]. The phase offset is scaled from 0 degrees, that is the reference and the VCO path arrive in phase, to 360 degrees, where they arrive a full cycle late.


The specific level of charge pump offset current Reg 09h[20:14] is provided in (EQ 9). It is also plotted in Figure 70 vs. PD frequency for typical CP Gain currents.

Required CP Offset = min \[ 
$$(4.3 \times 10^{-9} \times F_{PD} \times I_{CP})$$
,  $0.25 \times I_{CP}$  \]

where.

F<sub>PD</sub>: Comparison frequency of the Phase Detector (Hz)

I<sub>CP</sub>: is the full scale current setting (A) of the switching charge pump (set in Reg 09h[6:0], [13:7]



Recommended CP offset current vs PD frequency for typical CP gain currents. Calculated using (EQ 9)

The required CP offset current should never exceed 25 % of the programmed CP current. It is recommended to enable the Up Offset and disable the Down Offset by writing Reg 09h[22:21] = '10'b.

Operation with CP offset influences the required configuration of the Lock Detect function. Refer to the description of Lock Detect function in section <u>1.3.5</u>.

When operating with PD frequency >=80MHz, the CP Offset current should be disabled for the frequency change and then re-enabled after the PLL has settled. If the CP Offset current is enabled during a frequency change it may not lock.





### BROADBAND HIGH IP3 DUAL CHANNEL DOWNCONVERTER w/ Fractional-N PLL & VCO, 0.7 - 3.8 GHz

#### 2.1.1.2 Phase Detector Functions

Phase detector register Reg 0Bhallows manual access to control special phase detector features.

Setting Reg 0Bh[5] = 0, masks the PD up output, which prevents the charge pump from pumping up.

Setting (Reg 0Bh[6]) = 0, masks the PD down output, which prevents the charge pump from pumping down.

Clearing both Reg 0Bh[5] and Reg 0Bh[6] tri-states the charge pump while leaving all other functions operating internally.

PD Force UP Reg 0Bh[9] = 1 and PD Force DN Reg 0Bh[10] = 1 allows the charge pump to be forced up or down respectively. This will force the VCO to the ends of the tuning range which can be useful in VCO testing.

#### 2.1.2 Reference Input Stage




Figure 70. Reference Path Input Stage

The reference buffer provides the path from an external reference source (generally crystal based) to the R divider, and eventually to the phase detector. The buffer has two modes of operation controlled by Reg 08h[21]. High Gain (Reg 08h[21] = 0), recommended below 200 MHz, and High frequency (Reg 08h[21] = 1), for 200 to 350 MHz operation. The buffer is internally DC biased, with 100  $\Omega$  internal termination. For 50  $\Omega$  match, an external 100  $\Omega$  resistor to ground should be added, followed by an AC coupling capacitor (impedance < 1  $\Omega$ ), then to the XREFP pin of the part.

At low frequencies, a relatively square reference is recommended to keep the input slew rate high. At higher frequencies, a square or sinusoid can be used. The following table shows the recommended operating regions for different reference frequencies. If operating outside these regions the part will normally still operate, but with degraded reference path phase noise performance.





## BROADBAND HIGH IP3 DUAL CHANNEL DOWNCONVERTER w/ Fractional-N PLL & VCO, 0.7 - 3.8 GHz

Table 12. Reference Sensitivity Table

		Square Input		Sinusoidal Input			
Reference Input	Slew > 0.5V/ns	Slew > 0.5V/ns Recommended Swing (Vpp)			Recommended Power Range		
Frequency (MHz)	Recommended	Min	Max	Recommended	Min	Max	
< 10	YES	0.6	2.5	х	x	x	
10	YES	0.6	2.5	х	x	x	
25	YES	0.6	2.5	ok	8	15	
50	YES	0.6	2.5	YES	6	15	
100	YES	0.6	2.5	YES	5	15	
150	ok	0.9	2.5	YES	4	12	
200	ok	1.2	2.5	YES	3	8	

Input referred phase noise of the PLL when operating at 50 MHz is between -148 and -150 dBc/Hz at 10 kHz offset depending upon the mode of operation. The input reference signal should be 10 dB better than this floor to avoid degradation of the PLL noise contribution. It should be noted that such low levels are only necessary if the PLL is the dominant noise contributor and these levels are required for the system goals.

#### 2.1.3 Reference Path 'R' Divider

The reference path "R" divider is based on a 14-bit counter and can divide input signals by values from 1 to 16,383 and is controlled via Reg 02h.

#### 2.1.4 RF Path 'N' Divider

The main RF path divider is capable of average divide ratios between 2<sup>19</sup>-5 (524,283) and 20 in fractional mode, and 2<sup>19</sup>-1 (524,287) to 16 in integer mode.

#### 2.1.5 Lock Detect

The Lock Detect (LD) function indicates that the HMC1190ALP6NE is indeed generating the desired frequency. It is enabled by writing Reg 07h[11]=1. The HMC1190ALP6NE provides LD indicator in one of two ways:

- As an output available on the LD\_SDO pin of the HMC1190ALP6NE, (Configuration is required to use the LD\_SDO pin for LD purpose, for more information please see <u>"1.8 Serial Port Open Mode"</u> and "1.3.5.3 Configuring LD\_SDO Pin for LD Output" section).
- Or reading from Reg 12h[1], where Reg 12h[1] = 1 indicates locked and Reg 12h[1] = 0 indicates an unlocked condition.

The LD circuit expects the divided VCO edge and the divided reference edge to appear at the PD within a user specified time period (window), repeatedly. Either signal may arrive first, only the difference in arrival times is significant. The arrival of the two edges within the designated window increments an internal counter. Once the count reaches and exceeds a user specified value (Reg 07h[2:0]) the HMC1190ALP6NE declares lock.

Failure in registering the two edges in any one window resets the counter and immediately declares an un-locked condition. Lock is deemed to be reestablished once the counter reaches the user specified value (Reg 07h[2:0]) again.

#### 2.1.5.1 Lock Detect Configuration

Optimal spectral performance in fractional mode requires CP current and CP offset current configuration discussed in detail in section "1.3.1".





## BROADBAND HIGH IP3 DUAL CHANNEL DOWNCONVERTER w/ Fractional-N PLL & VCO, 0.7 - 3.8 GHz

These settings in Reg 09h impact the required LD window size in fractional mode of operation. To function, the required lock detect window size is provided by (EQ 10).

$$\text{LD Window (seconds)} = \frac{\left(\frac{I_{CP\,Offset}\left(A\right)}{F_{PD}\left(Hz\right)\times I_{CP}\left(A\right)} + 2.66\times10^{-9}\,\left(\sec\right) + \frac{1}{F_{PD}\left(Hz\right)}\right)}{2} \text{ in Fractional Mode}$$

$$\text{LD Window (seconds)} = \frac{1}{2\times F_{PD}} \text{in Integer Mode}$$

where:

 $F_{PD}$ : is the comparison frequency of the Phase Detector

I<sub>CP Offset</sub>: is the Charge Pump Offset Current Reg 09h[20:14]

I<sub>CP</sub>: is the full scale current setting of the switching charge pump Reg 09h[6:0], or Reg 09h[13:7]

If the result provided by (EQ 10) is equal to 10 ns Analog LD can be used (Reg 07h[6] = 0). Otherwise Digital LD is necessary Reg 07h[6] = 1.

Table 13 provides the required Reg 07h settings to appropriately program the Digital LD window size. From Table 13, simply select the closest value in the "Digital LD Window Size" columns to the one calculated in (EQ 10) and program Reg 07h[9:8] and Reg 07h[7:5] accordingly.

Table 13. Typical Digital Lock Detect Window

LD Timer Speed Reg07[9:8]	Digital Lock Detect Window Size Nominal Value (ns)							
Fastest 00	6.5	8	11	17	29	53	100	195
01	7	8.9	12.8	21	36	68	130	255
10	7.1	9.2	13.3	22	38	72	138	272
Slowest 11	7.6	10.2	15.4	26	47	88	172	338
LD Timer Divide Setting Reg07[7:5]	000	001	010	011	100	101	110	111

#### 2.1.5.2 Digital Window Configuration Example

Assuming, fractional mode, with a 50 MHz PD and

- Charge Pump gain of 2 mA (Reg 09h[13:7] = 64h, Reg 09h[6:0] = 64h),
- Down Offset (Reg 09h[22:21] = '10'b)
- Offset current magnitude of +400 μA (Reg 09h[20:14] = 50h)

Applying (EQ 11), the required LD window size is:

$$LD \text{ Window (seconds)} = \frac{\left(\frac{0.4 \times 10^{-3} \left(A\right)}{50 \times 10^{6} \left(Hz\right) \times 2 \times 10^{-3} \left(A\right)} + 2.66 \times 10^{-9} \left(\sec\right) + \frac{1}{50 \times 10^{6} \left(Hz\right)}\right)}{2} = 13.33 \text{ nsec}$$

Locating the Table 13 value that is closest to the (EQ 11) result, in this case  $13.3 \approx 13.33$ . To set the Digital LD window size, simply program Reg 07h[9:8] = '10'b and Reg 07h[7:5] = '010'b according to Table 13.

There is always a good solution for the lock detect window for a given operating point. The user should understand however that one solution does not fit all operating points. As observed from (EQ 11), If charge pump offset or PD frequency are changed significantly then the lock detect window may need to be adjusted.





### BROADBAND HIGH IP3 DUAL CHANNEL DOWNCONVERTER w/ Fractional-N PLL & VCO, 0.7 - 3.8 GHz

### 2.1.5.3 Configuring LD\_SDO Pin for LD Output

Setting Reg 0Fh[4:0]=1 will display the Lock Detect Flag on LD\_SDO pin of the HMC1190ALP6NE. If locked, LD\_SDO will be high. As the name suggests, LD\_SDO pin is multiplexed between LD and SDO (Serial Data Out) signals. Hence LD is available on the LD\_SDO pin at all times except when a serial port read is requested, in which case the pin reverts temporarily to the Serial Data Out pin, and returns to the Lock Detect Flag after the read is completed.

LD can be made available on LD\_SDO pin at all times by writing Reg 0Fh/6] = 1. In that case the HMC1190ALP6NE will not provide any read-back functionality because the SDO signal is not available.

#### 2.1.6 Cycle Slip Prevention (CSP)

When changing VCO frequency and the VCO is not yet locked to the reference, the instantaneous frequencies of the two PD inputs are different, and the phase difference of the two inputs at the PD varies rapidly over a range much greater than  $\pm 2\pi$  radians. Since the gain of the PD varies linearly with phase up to  $\pm 2\pi$ , the gain of a conventional PD will cycle from high gain, when the phase difference approaches a multiple of  $2\pi$ , to low gain, when the phase difference is slightly larger than a multiple of 0 radians. The output current from the charge pump will cycle from maximum to minimum even though the VCO has not yet reached its final frequency.

The charge on the loop filter small cap may actually discharge slightly during the low gain portion of the cycle. This can make the VCO frequency actually reverse temporarily during locking. This phenomena is known as cycle slipping. Cycle slipping causes the pull-in rate during the locking phase to vary cyclically. Cycle Slipping increases the time to lock to a value greater than that predicted by normal small signal Laplace analysis.

The HMC1190ALP6NE PD features an ability to reduce cycle slipping during frequency tunning. The Cycle Slip Prevention (CSP) feature increases the PD gain during large phase errors.

### 2.1.7 Frequency Tuning

HMC1190ALP6NE VCO subsystem always operates in fundamental frequency of operation (2050 MHz to 4100 MHz). The HMC1190ALP6NE generates frequencies below its fundamental frequency (33 MHz to 2050 MHz) by tuning to the appropriate fundamental frequency and selecting the appropriate Output Divider setting (divide by 2/4/6.../60/62) in Reg 16h[5:0].

The HMC1190ALP6NE automatically controls frequency tuning in the fundamental band of operation, for more information see "1.2.1 VCO Calibration".

To tune to frequencies below the fundamental frequency range (<2050 MHz) it is required to tune the HMC1190ALP6NE to the appropriate fundamental frequency, then select the appropriate output divider setting (divide by 2/4/6.../60/62) in Reg 16h[5:0].

#### 2.1.7.1 Integer Mode

The HMC1190ALP6NE is capable of operating in integer mode. For Integer mode set the following registers

- a. Disable the Fractional Modulator, Reg 06h[11]=0
- b. Bypass the Modulator circuit, Reg 06h[7]=1

In integer mode the VCO step size is fixed to that of the PD frequency. Integer mode typically has 3 dB lower phase noise than fractional mode for a given PD operating frequency. Integer mode, however, often requires a lower PD frequency to meet step size requirements. The fractional mode advantage is that higher PD frequencies can be used, hence lower phase noise can often be realized in fractional mode. Charge Pump offset should be disabled in integer mode Reg 09h[22:14] = 0h.





## BROADBAND HIGH IP3 DUAL CHANNEL DOWNCONVERTER w/ Fractional-N PLL & VCO, 0.7 - 3.8 GHz

### 1.2.0.1.1 Integer Frequency Tuning

In integer mode the digital  $\Delta\Sigma$  modulator is shut off and the N divider (Reg 03h) may be programmed to any integer value in the range 16 to  $2^{19}$ -1. To run in integer mode configure Reg 06h as described, then program the integer portion of the frequency as explained by (EQ 12), ignoring the fractional part.

- a. Disable the Fractional Modulator, Reg 06h[11] = 0
- b. Bypass the delta-sigma modulator Reg 06h[7] = 1
- c. To tune to frequencies (<2050 MHz), select the appropriate output divider valueReg 16h[5:0].

### 2.1.7.2 Fractional Mode

The HMC1190ALP6NE is placed in fractional mode by setting the following registers:

- a. Enable the Fractional Modulator, Reg 06h/11]=1
- b. Connect the delta sigma modulator in circuit, Reg 06h/7/=0

### 2.1.7.2.1 Fractional Frequency Tuning

This is a generic example, with the goal of explaining how to program the output frequency. Actual variables are dependant upon the reference in use.

The HMC1190ALP6NE in fractional mode can achieve frequencies at fractional multiples of the reference. The frequency of the HMC1190ALP6NE,  $f_{vco}$ , is given by

$$f_{vco} = \frac{f_{xtal}}{R} (N_{int} + N_{frac}) = f_{int} + f_{frac}$$
 (EQ 12)

$$f_{out} = f_{vco}/k \tag{EQ 13}$$

Where:

 $f_{out}$  is the output frequency after any potential dividers.

k is 1 for fundamental, or k = 2,4,6,...58,60,62 depending on the selected output

divider value (Reg 16h[5:0])

 $N_{int}$  is the integer division ratio, Reg 03h, an integer number between 20 and

524,284

 $N_{frac}$  is the fractional part, from 0.0 to 0.99999..., $N_{frac} = \frac{\text{Reg 04h}}{2^{24}}$ 

R is the reference path division ratio, Reg 02h

 $f_{xtal}$  is the frequency of the reference oscillator input

 $f_{pd}$  is the PD operating frequency,  $f_{xtal}/R$ 

As an example:

*f*<sub>out</sub> 1402.5 MHz

k 2

 $f_{vco}$  2,805 MHz  $f_{xtal}$  = 50 MHz

R = 1

 $f_{pd}$  = 50 MHz  $N_{int}$  = 56  $N_{frac}$  = 0.1





# BROADBAND HIGH IP3 DUAL CHANNEL DOWNCONVERTER w/ Fractional-N PLL & VCO, 0.7 - 3.8 GHz

Reg 04h

 $= \text{round}(0.1 \times 2^{24}) = \text{round}(1677721.6) = 1677722$ 

$$f_{VCO} = \frac{50e6}{1} (56 + \frac{1677722}{2^{24}}) = 2805 \text{ MHz} + 1.192 \text{ Hz error}$$
 (EQ 14)

$$f_{out} = \frac{f_{VCO}}{2} = 1402.5 \, MHz + 0.596 \, Hz \, error$$
 (EQ 15)

In this example the output frequency of 1402.5 MHz is achieved by programming the 19-bit binary value of 56d = 38h into  $intg\_reg$  in  $ext{Reg 03h}$ , and the 24-bit binary value of  $ext{1677722d} = 19999Ah$  into  $ext{frequency}$  in  $ext{Reg 04h}$ . The 0.596 Hz quantization error can be eliminated using the exact frequency mode if required. In this example the VCO output fundamental 2805 MHz is divided by 2 (Reg  $ext{16h}[5:0] = 2h$ ) = 1402.5 MHz.

#### 2.1.7.2.2 Exact Frequency Tuning

Due to quantization effects, the absolute frequency precision of a fractional PLL is normally limited by the number of bits in the fractional modulator. For example, a 24 bit fractional modulator has frequency resolution set by the phase detector (PD) comparison rate divided by 2<sup>24</sup>. The value 2<sup>24</sup> in the denominator is sometimes referred to as the modulus. Hittite PLLs use a fixed modulus which is a binary number. In some types of fractional PLLs the modulus is variable, which allows exact frequency steps to be achieved with decimal step sizes. Unfortunately small steps using small modulus values results in large spurious outputs at multiples of the modulus period (channel step size). For this reason Hittite PLLs use a large fixed modulus. Normally, the step size is set by the size of the fixed modulus. In the case of a 50 MHz PD rate, a modulus of 2<sup>24</sup> would result in a 2.98 Hz step resolution, or 0.0596 ppm. In some applications it is necessary to have exact frequency steps, and even an error of 3 Hz cannot be tolerated.

Fractional PLLs are able to generate exact frequencies (with zero frequency error) if N can be exactly represented in binary (eg. N = 50.0,50.5,50.25,50.75 etc.). Unfortunately, some common frequencies cannot be exactly represented. For example, N<sub>frac</sub> = 0.1 = 1/10 must be approximated as round((0.1 x  $2^{24}$ )/  $2^{24}$ )  $\approx 0.100000024$ . At f<sub>PD</sub> = 50 MHz this translates to 1.2 Hz error. Hittite's exact frequency mode addresses this issue, and can eliminate quantization error by programming the channel step size to F<sub>PD</sub>/10 in Reg 0Ch to 10 (in this example). More generally, this feature can be used whenever the desired frequency, f<sub>VCO</sub>, can be exactly represented on a step plan where there are an integer number of steps ( $<2^{24}$ ) across integer-N boundaries. Mathematically, this situation is satisfied if:

$$f_{VCOk} \mod(f_{gcd}) = 0$$
 where  $f_{gcd} = \gcd(f_{VCO1}, f_{PD})$  and  $f_{gcd} \ge \left(\frac{f_{PD}}{2^{24}}\right)$  (EQ 16)

Where:

gcd stands for Greatest Common Divisor

 $f_N$  = maximum integer boundary frequency  $< f_{VCO1}$ 

 $f_{PD}$  = frequency of the Phase Detector

and  $f_{VCOk}$  are the channel step frequencies where  $0 < k < 2^{24}$ -1, As shown in Figure 71.





# BROADBAND HIGH IP3 DUAL CHANNEL DOWNCONVERTER w/ Fractional-N PLL & VCO, 0.7 - 3.8 GHz




Figure 71. Exact Frequency Tuning

Some fractional PLLs are able to achieve this by adjusting (shortening) the length of the Phase Accumulator (the denominator or the modulus of the Delta-Sigma modulator) so that the Delta-Sigma modulator phase accumulator repeats at an exact period related to the interval frequency ( $f_{VCO_k}$  -  $f_{VCO(k-1)}$ ) in Figure 71. Consequently, the shortened accumulator results in more frequent repeating patterns and as a result often leads to spurious emissions at multiples of the repeating pattern period, or at harmonic frequencies of  $f_{VCO_k}$  -  $f_{VCO(k-1)}$ . For example, in some applications, these intervals might represent the spacing between radio channels, and the spurious would occur at multiples of the channel spacing.

The Hittite method on the other hand is able to generate exact frequencies between adjacent integer-N boundaries while still using the full 24 bit phase accumulator modulus, thus achieving exact frequency steps with a high phase detector comparison rate, which allows Hittite PLLs to maintain excellent phase noise and spurious performance in the Exact Frequency Mode.

### 2.1.7.2.3Using Hittite Exact Frequency Mode

If the constraint in (EQ 16) is satisfied, HMC1190ALP6NE is able to generate signals with zero frequency error at the desired VCO frequency. Exact Frequency Mode may be re-configured for each target frequency, or be set-up for a fixed  $f_{qcd}$  which applies to all channels.

### 2.1.7.2.4 Configuring Exact Frequency Mode For a Particular Frequency

- 1. Calculate and program the integer register setting  $\frac{\text{Reg 03h}}{\text{Reg N}_{INT}} = \text{floor}(f_{VCO}/f_{PD})$ , where the floor function is the rounding down to the nearest integer. Then the integer boundary frequency  $f_N = N_{INT} \cdot f_{PD}$
- 2. Calculate and program the exact frequency register value  $\frac{\text{Reg OCh}}{\text{Reg OCh}} = f_{PD}/f_{\text{gcd}}$ , where  $f_{\text{gcd}} = \gcd(f_{VCO}, f_{PD})$
- 3. Calculate and program the fractional register setting  $\frac{\text{Reg 04h}}{\text{In Color of N}} N_{FRAC} = \text{ceil}\left(\frac{2^{24}\left(f_{VCOk} f_N\right)}{f_{PD}}\right)$ , where ceil is the ceiling function meaning "round up to the nearest integer."

Example: To configure the HMC1190ALP6NE for exact frequency mode at  $f_{VCO}$  = 2800.2 MHz where Phase Detector (PD) rate  $f_{PD}$  = 61.44 MHz Proceed as follows:

Check (EQ 16) to confirm that the exact frequency mode for this  $f_{VCO}$  is possible.

$$f_{gcd} = \gcd(f_{VCO}, f_{PD}) \text{ and } f_{gcd} \ge \left(\frac{f_{PD}}{2^{24}}\right)$$

$$f_{gcd} = \gcd\left(2800.2 \times 10^{6}, 61.44 \times 10^{6}\right) = 120 \times 10^{3} > \frac{61.44 \times 10^{6}}{2^{24}} = 3750$$

Since (EQ 16) is satisfied, the HMC1190ALP6NE can be configured for exact frequency mode at  $f_{VCO}$  = 2800.2 MHz as follows:





# BROADBAND HIGH IP3 DUAL CHANNEL DOWNCONVERTER w/ Fractional-N PLL & VCO, 0.7 - 3.8 GHz

1. 
$$N_{INT} = \frac{\text{Reg 03h}}{\text{Reg 03h}} = floor \left(\frac{f_{VCO1}}{f_{PD}}\right) = floor \left(\frac{2800.2 \times 10^6}{61.44 \times 10^6}\right) = 45d = 2Dh$$

2. 
$$\frac{\text{Reg OCh}}{\gcd((f_{VCOk+1} - f_{VCOk}), f_{PD})} = \frac{61.44 \times 10^6}{\gcd(100 \times 10^3, 61.44 \times 10^6)} = \frac{61.44 \times 10^6}{20000} = 3072d = C00h$$

3. To program Reg 04h, the closest integer-N boundary frequency  $f_N$  that is less than the desired VCO frequency  $f_{VCO}$  must be calculated.  $f_N = f_{PD} \cdot N_{INT}$ . Using the current example:

$$f_N = f_{PD} \times N_{INT} = 45 \times 61.44 \times 10^6 = 2764.8 \, MHz.$$

Then Reg04h = 
$$ceil\left(\frac{2^{24}\left(f_{VCO}-f_{N}\right)}{f_{PD}}\right) = ceil\left(\frac{2^{24}\left(2800.2\times10^{6}-2764.8\times10^{6}\right)}{61.44\times10^{6}}\right) = 9666560d = 938000h$$

#### 3.1.7.2.1 Hittite Exact Frequency Channel Mode

If it is desirable to have multiple, equally spaced, exact frequency channels that fall within the same interval (ie.  $f_N \leq f_{VCOk} < f_{N+1}$ ) where  $f_{VCOk}$  is shown in Figure 71 and  $1 \leq k \leq 2^{24}$ , it is possible to maintain the same integer-N (Reg 03h) and exact frequency register (Reg 0Ch) settings and only update the fractional register (Reg 04h) setting. The Exact Frequency Channel Mode is possible if (EQ 16) is satisfied for at least two equally spaced adjacent frequency channels, i.e. the channel step size.

To configure the HMC1190ALP6NE for Exact Frequency Channel Mode, initially and only at the beginning, integer ( $\frac{\text{Reg 03h}}{\text{NCO}}$ ) and exact frequency ( $\frac{\text{Reg 0Ch}}{\text{NCO}}$ ) registers need to be programmed for the smallest  $f_{\text{VCO}}$  frequency ( $f_{\text{VCO1}}$  in Figure 71), as follows:

- 1. Calculate and program the integer register setting  $\underline{\text{Reg 03h}} = N_{INT} = \text{floor}(f_{VCO1}/f_{PD})$ , where  $f_{VCO1}$  is shown in Figure 71 and corresponds to minimum channel VCO frequency. Then the lower integer boundary frequency is given by  $f_N = N_{INT} \cdot f_{PD}$ .
- 2. Calculate and program the exact frequency register value  $\frac{\text{Reg 0Ch}}{\text{equ}} = f_{PD}/f_{\text{gcd}}$ , where  $f_{\text{gcd}} = \gcd((f_{VCOk+1} f_{VCOk}), f_{PD}) = \text{greatest common divisor of the desired equidistant channel spacing and the PD frequency <math>((f_{VCOk+1} f_{VCOk}))$  and  $f_{PD}$ .

Then, to switch between various equally spaced intervals (channels) only the fractional register (Reg 04h) needs to be programmed to the desired VCO channel frequency  $f_{VCOk}$  in the following manner:

$$\underline{\text{Reg 04h}} = \textit{N}_{FRAC} = \text{ceil}\left(\frac{2^{24}\left(f_{VCOk} - f_{N}\right)}{f_{PD}}\right) \quad \text{where } f_{N} = \text{floor}(f_{VCO1}/f_{PD}), \text{ and } f_{VCO1}, \text{ as shown in } ^{\text{Figure 71}}, \text{ represents } f_{N} = \text{floor}(f_{VCO1}/f_{PD}), \text{ and } f_{VCO1} = \text{floor}$$

the smallest channel VCO frequency that is greater than  $f_{N}$ .

Example: To configure the HMC1190ALP6NE for Exact Frequency Mode for equally spaced intervals of 100 kHz where first channel (Channel 1) =  $f_{VCO1}$  = 2800.200 MHz and Phase Detector (PD) rate  $f_{PD}$  = 61.44 MHz proceed as follows:

First check that the exact frequency mode for this  $f_{VCO1} = 2800.2$  MHz (Channel 1) and  $f_{VCO2} = 2800.2$  MHz + 100 kHz = 2800.3 MHz (Channel 2) is possible.

$$\begin{split} f_{\text{gcd1}} &= \text{gcd}(f_{\text{VCO1}}, f_{PD}) \, \text{and} \, f_{\text{gcd1}} \geq \left(\frac{f_{PD}}{2^{24}}\right) \, \text{and} \, f_{\text{gcd2}} = \text{gcd}(f_{\text{VCO2}}, f_{PD}) \, \text{and} \, f_{\text{gcd2}} \geq \left(\frac{f_{PD}}{2^{24}}\right) \, \\ f_{\text{gcd1}} &= \text{gcd}\left(2800.2 \times 10^6, 61.44 \times 10^6\right) = 120 \times 10^3 > \frac{61.44 \times 10^6}{2^{24}} = 3750 \end{split}$$

$$f_{\text{gcd2}} = \text{gcd}(2800.3 \times 10^6, 61.44 \times 10^6) = 20 \times 10^3 > \frac{61.44 \times 10^6}{2^{24}} = 3750$$





### BROADBAND HIGH IP3 DUAL CHANNEL DOWNCONVERTER w/ Fractional-N PLL & VCO, 0.7 - 3.8 GHz

If (EQ 16) is satisfied for at least two of the equally spaced interval (channel) frequencies  $f_{VCO1}, f_{VCO2}, f_{VCO3},...$  $f_{VCON}$ , as it is above, Hittite Exact Frequency Channel Mode is possible for all desired channel frequencies, and can be configured as follows:

1. 
$$\underline{\text{Reg 03h}} = floor \left( \frac{f_{VCO1}}{f_{PD}} \right) = floor \left( \frac{2800.2 \times 10^{\circ}}{61.44 \times 10^{6}} \right) = 45d = 2Dh$$

1. 
$$\frac{\text{Reg 03h}}{\text{Reg 0Ch}} = floor \left( \frac{t_{VCO1}}{t_{PD}} \right) = floor \left( \frac{2800.2 \times 10^{\circ}}{61.44 \times 10^{6}} \right) = 45d = 2Dh$$
2. 
$$\frac{\text{Reg 0Ch}}{\text{gcd} \left( \left( t_{VCOk+1} - t_{VCOk} \right), f_{PD} \right)} = \frac{61.44 \times 10^{6}}{\text{gcd} \left( 100 \times 10^{3}, 61.44 \times 10^{6} \right)} = \frac{61.44 \times 10^{6}}{20000} = 3072d = C00h$$

3. To program Reg 04h the closest integer-N boundary frequency  $f_N$  that is less than the smallest channel VCO frequency  $f_{VCO1}$  must be calculated.  $f_N = floor(f_{VCO1}/f_{PD})$ . Using the current example:

$$f_N = f_{PD} \times floor \left( \frac{2800.2 \times 10^6}{61.44 \times 10^6} \right) = 45 \times 61.44 \times 10^6 = 2764.8 \, MHz$$
 Then

$$\frac{\text{Reg 04h}}{f_{PD}} = ceil \left( \frac{2^{24} \left( f_{VCO1} - f_{N} \right)}{f_{PD}} \right) \text{ for channel 1 where } f_{VCO1} = 2800.2 \text{ MHz}$$

$$= ceil \left( \frac{2^{24} \left( 2800.2 \times 10^{6} - 2764.8 \times 10^{6} \right)}{61.44 \times 10^{6}} \right) = 9666560 d = 938000 h$$
To change from channel 1 ( $f_{VCO1} = 2800.2 \text{ MHz}$ ) to channel 2 ( $f_{VCO2} = 2800.3 \text{ MHz}$ ), only Reg 04h needs to be programmed, as long as all of the desired exact frequencies  $f_{VCO2} = f_{VCO2} = f_{VCO3} =$ 

Reg 04h needs to be programmed, as long as all of the desired exact frequencies  $f_{VCOk}$  (Figure 71) fall between the same integer-N boundaries ( $f_N < f_{VCOk} < f_{N+1}$ ). In that case

$$\frac{\text{Reg 04h}}{\text{61.44} \times 10^6} = \textit{ceil} \left( \frac{2^{24} \left( 2800.3 \times 10^6 - 2764.8 \times 10^6 \right)}{61.44 \times 10^6} \right) = 9693867 d = 93\textit{EAABh} \quad \text{, and so on.}$$

#### 4.1.1 Seed Register

The start phase of the fractional modulator digital phase accumulator (DPA) may be set to any desired phase relative to the reference frequency, The phase is programmed in Reg 1Ah, and Exact Frequency Mode is required. Phase =  $2\pi \times \text{Reg1Ah}/(2^{24})$  via the seed register Reg 1Ah[23:0]. The HMC1190ALP6NE will automatically reload the start phase (seed value) into the DPA every time a new fractional frequency is selected. Certain zero or binary seed values may cause spurious energy correlation at specific frequencies. For most cases a random, or non zero, non-binary start seed is recommended.

#### 4.1 Soft Reset & Power-On Reset

The HMC1190ALP6NE features a hardware Power on Reset (POR). All chip registers will be reset to default states approximately 250 µs after power up.

The PLL subsystem SPI registers may also be soft reset by an SPI write to register Reg 00h.

#### 4.2 Power Down Mode

Power down the HMC1190ALP6NE by pulling CEN pin (pin 17) low (assuming no SPI overrides(Reg 01h[0]=1)). This will result in all analog functions and internal clocks disabled. Current consumption will typically drop below 10 µA in Power Down state. The serial port will still respond to normal communication in Power Down mode.

It is possible to ignore the CEN pin, by setting Reg 01h[0]=0. Control of Power Down Mode then comes from the serial port register Reg 01h[1].





# BROADBAND HIGH IP3 DUAL CHANNEL DOWNCONVERTER w/ Fractional-N PLL & VCO, 0.7 - 3.8 GHz

It is also possible to leave various blocks on when in Power Down (see Reg 01h), including:

a. Internal Bias Reference Sources

Reg 01h/2]
b. PD Block
Reg 01h/3]
c. CP Block
Reg 01h/4]
d. Reference Path Buffer
Reg 01h/5]
e. VCO Path buffer
Reg 01h/6]
f. Digital I/O Test pads

Reg 01h/7]

To mute the output but leave the PLL and VCO locked please refer to 1.2.4 section.

#### 4.3 General Purpose Output (GPO) Pin

The PLL shares the LD\_SDO (Lock-Detect/Serial Data Out) pin to perform various functions. While the pin is most commonly used to read back registers from chip via the SPI, it is also capable of exporting a variety of signals and real time test waveforms (including Lock Detect). It is driven by a tri-state CMOS driver with ~200  $\Omega$  Rout. It has logic associated with it to dynamically select whether the driver is enabled, and to decide which data to export from the chip.

In its default configuration, after power-on-reset, the output driver is disabled, and only drives during appropriately addressed SPI reads. This allows it to share the output with other devices on the same bus.

The pin driver is enabled if the chip is addressed - ie. The last 3 bits of SPI cycle = '000'b before the rising edge of SEN. If SEN rises before SCK has clocked in an 'invalid' (non-zero) chip -address, the HMC1190ALP6NE will start to drive the bus.

The BROADBAND HIGH IP3 DUAL CHANNEL DOWNCONVERTER will naturally switch away from the GPO data and export the SDO during an SPI read. To prevent this automatic data selection, and always select the GPO signal, set "Prevent AutoMux of SDO" (Reg 0Fh[6] = 1). The phase noise performance at this output is poor and uncharacterized. The GPO output should not be toggling during normal operation because it may degrade the spectral performance.

Note that there are additional controls available, which may be helpful if sharing the bus with other devices:

- To disable the driver completely, set Reg 08h[5] = 0 (it takes precedence over all else).
- To disable either the pull-up or pull-down sections of the driver, Reg 0Fh[8] = 1 or Reg 0Fh[9] = 1 respectively.

#### **Example Scenarios:**

- Drive SDO during reads, tri-state otherwise (to allow bus-sharing)
  - No action required.
- Drive SDO during reads, Lock Detect otherwise
  - Set GPO Select Reg 0Fh [4:0] = '00001'b (which is default)
  - Set "Prevent GPO driver disable" (Reg 0Fh[7] = 1)
- Always drive Lock Detect
  - Set "Prevent AutoMux of SDO" Reg 0Fh[6] = 1
  - Set GPO Select Reg 0Fh[4:0]= 00001 (which is default)
  - Set "Prevent GPO driver disable" (Reg 0Fh[7] = 1))

The signals available on the GPO are selected in Reg 0Fh[4:0].





# BROADBAND HIGH IP3 DUAL CHANNEL DOWNCONVERTER w/ Fractional-N PLL & VCO, 0.7 - 3.8 GHz

### 4.4 Chip Identification

The chip id information may be read by reading the content of read only register, chip\_ID in Reg 00h. For HMC1190ALP6NE, chip id is C7701Ah.

#### 4.5 SERIAL PORT Overview

The SPI protocol has the following general features:

- a. 3-bit chip address, enable the use of up to 8 devices connected to the serial bus
- b. Simultaneous Write/Read during the SPI cycle
- c. 5-bit address space
- d. 3 wire for Write Only capability, 4 wire for Read/Write capability

Typical serial port operation can be run with SCLK at speeds up to 50 MHz.

#### 4.5.1 Serial Port WRITE Operation

AVDD = DVDD = 3V, AGND = DGND = 0V

#### **Table 14. SPI WRITE Timing Characteristics**

Parameter	Conditions	Min.	Тур.	Max	Units
t <sub>1</sub>	SDI setup time to SCLK Rising Edge	3			ns
t <sub>2</sub>	SCLK Rising Edge to SDI hold time	3			ns
t <sub>3</sub>	SEN low duration	10			ns
t <sub>4</sub>	SEN high duration	10			ns
t <sub>5</sub>	SCLK 32 Rising Edge to SEN Rising Edge	10			ns
t <sub>6</sub>	Recovery Time	10			ns
	Max Serial port Clock Speed		50		MHz

A typical WRITE cycle is shown in Figure 72.

- a. The Master (host) places 24-bit data, d23:d0, MSB first, on SDI on the first 24 falling edges of SCLK.
- b. the slave (HMC1190ALP6NE) shifts in data on SDI on the first 24 rising edges of SCLK
- c. Master places 5-bit register address to be written to, r4:r0, MSB first, on the next 5 falling edges of SCLK (25-29)
- d. Slave shifts the register bits on the next 5 rising edges of SCLK (25-29).
- e. Master places 3-bit chip address, a2:a0, MSB first, on the next 3 falling edges of SCLK (30-32). Hittite reserves chip address a2:a0 = 000 for HMC1190ALP6NE.
- f. Slave shifts the chip address bits on the next 3 rising edges of SCLK (30-32).
- g. Master asserts SEN after the 32nd rising edge of SCLK.
- h. Slave registers the SDI data on the rising edge of SEN.
- i. Master clears SEN to complete the WRITE cycle.





# BROADBAND HIGH IP3 DUAL CHANNEL DOWNCONVERTER w/ Fractional-N PLL & VCO, 0.7 - 3.8 GHz




Figure 72. Serial Port Timing Diagram - WRITE

### 4.5.2 Serial Port READ Operation

A typical READ cycle is shown in Figure 73.

In general, the LD\_SDO line is always active during the WRITE cycle. During any SPI cycle LD\_SDO will contain the data from the current address written in Reg 00h[4:0]. If Reg 00h[4:0] is not changed then the same data will always be present on LD\_SDO when an Open Mode cycle is in progress. If it is desired to READ from a specific address, it is necessary in the first SPI cycle to write the desired address to Reg 00h[4:0], then in the next SPI cycle the desired data will be available on LD\_SDO.

An example of the two cycle procedure to read from any address follows:

- a. The Master (host), on the first 24 falling edges of SCLK places 24-bit data, d23:d0, MSB first, on SDI as shown in Figure 73. d23:d5 should be set to zero. d4:d0 = address of the register to be READ on the next cycle.
- b. the slave (HMC1190ALP6NE) shifts in data on SDI on the first 24 rising edges of SCK
- c. Master places 5-bit register address, r4:r0, (the READ ADDRESS register), MSB first, on the next 5 falling edges of SCK (25-29). r4:r0=00000.
- d. Slave shifts the register bits on the next 5 rising edges of SCK (25-29).
- e. Master places 3-bit chip address, a2:a0, MSB first, on the next 3 falling edges of SCK (30-32). Chip address is always '000'b.
- f. Slave shifts the chip address bits on the next 3 rising edges of SCK (30-32).
- g. Master asserts SEN after the 32nd rising edge of SCK.
- h. Slave registers the SDI data on the rising edge of SEN.
- i. Master clears SEN to complete the the address transfer of the two part READ cycle.
- j. If one does not wish to write data to the chip during the second cycle, then it is recommended to simply rewrite the same contents on SDI to Register zero on the READ back part of the cycle.
- k. Master places the same SDI data as the previous cycle on the next 32 falling edges of SCK.
- I. Slave (HMC1190ALP6NE) shifts the SDI data on the next 32 rising edges of SCK. On these same edges, the slave places the desired read data (ie. data from the address specified in Reg 00h[4:0] of the first cycle) on LD\_SDO which automatically switches to SDO mode from LD mode, disabling the LD output.
- m. Master asserts SEN after the 32nd rising edge of SCK to complete the cycle and revert back to Lock Detect on LD\_SDO.









## BROADBAND HIGH IP3 DUAL CHANNEL DOWNCONVERTER w/ Fractional-N PLL & VCO, 0.7 - 3.8 GHz


Table 15. SPI Read Timing Characteristics

t <sub>1</sub> t <sub>2</sub>		Min.	Тур.	Max	Units
	SDI setup time to SCK Rising Edge	3			ns
·	SCK Rising Edge to SDI hold time	3			ns
t <sub>3</sub>	SEN low duration	10			ns
t <sub>4</sub>	SEN high duration	10			ns
t <sub>5</sub>	SCK Rising Edge to SDO time		8.2ns+0.2ns/pF		ns
t <sub>6</sub>	Recovery TIme	10			ns
t <sub>7</sub>	SCK 32 Rising Edge to SEN Rising Edge	10			ns
		IA.			





## BROADBAND HIGH IP3 DUAL CHANNEL DOWNCONVERTER w/ Fractional-N PLL & VCO, 0.7 - 3.8 GHz



\*\*Note: Read-back on LD\_SDO can function without SEN, Hoewer SEN rising edge is required to return the LD\_SDO to the GPO state

Figure 73. Serial Port Timing Diagram - READ

For more information on using the GPO pin while in SPI Mode please see section 1.8 Serial Port Overview





## BROADBAND HIGH IP3 DUAL CHANNEL DOWNCONVERTER w/ Fractional-N PLL & VCO, 0.7 - 3.8 GHz

### 2.0 PLL Register Map

### 2.1 Reg 00h ID Register (Read Only) DEFAULT C7701A h

Bit	Туре	Name	Width	Default	Description
[23:0]	RO	chip_ID	24	C7701A	Chip ID Number

### 2.2 Reg 00h Open Mode Read Address/RST Strobe Register (Write Only)

Bit	Туре	Name	Width	Default	Description
[4:0]	WO	Read Address	5	-	(WRITE ONLY) Read Address for next cycle
[5]	WO	Soft Reset	1	-	(WRITE ONLY) Soft Reset - (set to 0 during operation)
[23:6]	WO	Not Defined	18	-	Not Defined (set to write 0h)

#### 2.3 Reg 01h Chip Enable Register DEFAULT 3h

Bit	Туре	Name	Width	Default	Description
[0]	R/W	Chip Enable Pin Select	1	1	1 = Chip enable via CHIP_EN pin, Reg 01h[0]=1 and CHIP_EN pin low places the HMC1190ALP6NE in Power Down Mode      0 = Chip enable via SPI - Reg 01h[0] = 0, CHIP_EN pin ignored (see Power Down Mode description for more details)
[1]	R/W	SPI Chip Enable	4		Controls Chip Enable (Power Down) if Reg 01h[0] =0 Reg 01h[0]=0 and Reg 01h[1]=1 - chip is enabled, CHIP_ EN pin don't care Reg 01h[0]=0 and Reg 01h[1]=0 - chip disabled, CHIP_EN pin don't care (see Power Down Mode description for more information)
[2]	R/W	Keep Bias On	1	0	keeps internal bias generators on, ignores Chip enable control
[3]	R/W	Keep PFD Pn	1	0	keeps PFD circuit on, ignores Chip enable control
[4]	R/W	Keep CP On	1	0	keeps Charge Pump on, ignores Chip enable control
[5]	R/W	Keep Reference Buffer ON	1	0	keeps Reference buffer block on, ignores Chip enable control
[6]	R/W	Keep VCO on	1	0	keeps VCO divider buffer on, ignores Chip enable control
[7]	R/W	Keep GPO Driver ON	1	0	keeps GPO output Driver ON, ignores Chip enable control
[9:8]	R/W	Reserved	2	0	reserved

### 2.4 Reg 02h REFDIV Register DEFAULT 1h

Bit	Type	Name	Width	Default	Description
[13:0]	R/W	rdiv	14	1	Reference Divider 'R' Value (EQ 8) min 1 max max 2 <sup>14</sup> -1 = 3FFFh = 16383d

### 2.5 Reg 03h Frequency Register - Integer Part DEFAULT 19h

Bit	Туре	Name	Width	Default	Description
[18:0]	R/W	Integer Setting	19	25d 19h	Divider Integer part, used in all modes, see (EQ 10)  Fractional Mode min 20d max 2 <sup>19</sup> - 4 = 7FFFCh = 524,284d  Integer Mode min 16d max 2 <sup>19</sup> -1 = 7FFFFh = 524,287d





# BROADBAND HIGH IP3 DUAL CHANNEL DOWNCONVERTER w/ Fractional-N PLL & VCO, 0.7 - 3.8 GHz

### 2.6 Reg 04h Frequency Register - Fractional Part DEFAULT 0h

Bit	Туре	Name	Width	Default	Description
[23:0]	R/W	Fractional Setting	24	0	Divider Fractional part (24 bit unsigned) see Fractional Frequency Tuning Fractional Division Value = Reg4[23:0]/2^24 Used in Fractional Mode only min 0 max 2 <sup>24</sup> -1 = FFFFFFh = 16,777,215d

### 2.7 Reg 05h Reserved

Bit	Type	Name	Width	Default		Description
[23:0]	R/W	Reserved	24	0	Reserved	

#### 2.8 Reg 06h Delta Sigma Modulator Register DEFAULT 30F0Ah

BIT	TYPE	NAME	Width	Default	DESCRIPTION
[1:0]	R/W	Reserved	2	2	Reserved, Program to 0h
[3:2]	R/W	DSM Order	2	2	Select the Delta Sigma Modulator Type 0: 1st order 1: 2nd Order 2: 3rd Order - Recommended 3: Reserved
[4]	R/W	Synchronous SPI Mode	1	0	0: Normal SPI Load - all register load on rising edge of SEN  1: Synchronous SPI - registers Reg 03h, Reg 04h, Reg 1Ah wait to load synchronously on the next internal clock cycle.  Normally (When this bit is 0) SPI writes into the internal state machines/counters happen asynchronously relative to the internal clocks. This can create freq/phase disturbances if writing register 3, 4 or 1A. When this bit is enabled, the internal SPI registers are loaded synchronously with the internal clock. This means that the data in the SPI shifter should be held constant for at least 2 PFD clock periods after SEN is asserted to allow this retiming to happen cleanly.
[5]	R/W	Exact Frequency Mode Enable	1	0	1: Exact Frequency Mode Enabled 0: Exact Frequency Mode Disabled
[6]	R/W	Reserved	1	0	Reserved
[7]	R/W	Fractional Bypass	1	0	O: Use Modulator, Required for Fractional Mode, 1: Bypass Modulator, Required for Integer Mode Note: When enabled fractional modulator output is ignored, but fractional modulator continues to be clocked if Reg 06h[11] =1. This feature can be used to test the isolation of the digital fractional modulator from the VCO output in integer mode.
[8]	R/W	Autoseed EN	1	1	1: loads the modulator seed (start phase) whenever the fractional register (Reg 04h) is written  0: when fractional register (Reg 04h) write changes frequency, modulator starts at previous value (phase)
[10:9]	R/W	Reserved	2	3	Reserved
[11]	R/W	Delta Sigma Modulator Enable	1	1	0: Disable DSM, used for Integer Mode 1: Enable DSM Core, required for Fractional Mode
[23:12]	R/W	Reserved	12	48d 30h	Reserved





# BROADBAND HIGH IP3 DUAL CHANNEL DOWNCONVERTER w/ Fractional-N PLL & VCO, 0.7 - 3.8 GHz

### 2.9 Reg 07h Lock Detect Register DEFAULT 200844 h

Bit	Туре	Name	Width	Default	Description
[2:0]	R/W	lkd_wincnt_max	3	4	lock detect window sets the number of consecutive counts of divided VCO that must land inside the Lock Detect Window to declare LOCK 0: 5 1: 32 2: 96 3: 256 4: 512 5: 2048 6: 8192 7: 65535
[10:3]	R/W	Reserved	8	8	Reserved
[11]	R/W	LD Enable	1	1	0: LD disable 1: LD enable
[19:12]	R/W	Reserved	8	0	Reserved
[20]	R/W	Lock Detect Training	9	0	0 to 1 transition triggers the training. Lock Detect Training is only required after changing Phase Detector frequency.  After changing PD frequency a toggle Reg 07h[20] from 0 to 1 retrains the Lock Detect.
[21]	R/W	CSP Enable	1	1	Cycle Slip Prevention enable.  When enabled, if the phase error becomes larger than approx 70% of the PFD period, the charge-pump gain is increased by approx 6mA for the duration of the cycle
[23:22]	R/W	Reserved	2	0	Reserved

### 2.10 Reg 08h Analog EN Register DEFAULT 1BFFF h

	•	3			
Bit	Туре	Name	Width	Default	Description
[4:0]	R/W	Reserved	5	31d	Reserved
[5]	R/W	GPO(General Purpose Output Pin Enable)	1	1d	0 - Pin LD_SDO disabled 1 - and RegFh[7]=1 , Pin LD_SDO is always driven, this is required for use of GPO port 1 - and RegFh[7]=0 LDO_SPI is off if chip address not equal to '000'b, allowing a shared SPI with other compatible parts
[9:6]	R/W	Reserved	4	15d	Reserved
[10]	R/W	VCO Buffer and Prescaler Bias Enable	1	1d	0: VCO Buffer and Prescaler Bias Disable 1: VCO Buffer and Prescaler Bias Enable Only applies to External VCO
[20:11]	R/W	Reserved	10	55d	Reserved
[21]	R/W	High Frequency Reference	1	0	Program to 1 for XTAL > 200 MHz, 0 otherwise
[22]	R/W	SDO Output Level	1	0d	Output Logic Level on LD/SDO pin 0: 1.8 V Logic Levels 1: DVDD3V Logic Level
[23]	R/W	Reserved	1	0d	Reserved





# BROADBAND HIGH IP3 DUAL CHANNEL DOWNCONVERTER w/ Fractional-N PLL & VCO, 0.7 - 3.8 GHz

#### 2.11 Reg 09h Charge Pump Register DEFAULT 547264 h

Bit	Type	Name	Width	Default	Description			
[6:0]	R/W	CP DN Gain	7	100d 64h	Charge Pump DN Gain Control 20 μA√step Affects fractional phase noise and lock detect settings 0d = 0 μA 1d = 20 μA 2d = 40 μA 127d = 2.54mA Default 2mA			
[13:7]	R/W	CP UP Gain	7	100d 64h	Charge Pump UP Gain Control 20 $\mu$ A per step Affects fractional phase noise and lock detect settings 0d = 0 $\mu$ A 1d = 20 $\mu$ A 2d = 40 $\mu$ A 127d = 2.54mA Default 2mA			
[20:14]	R/W	Offset Magnitude	7	81d	Charge Pump Offset Control 5 $\mu$ A/step Affects fractional phase noise and lock detect settings 0d = 0 $\mu$ A 1d = 5 $\mu$ A 2d = 10 $\mu$ A 127d = 635 $\mu$ A Default 405 $\mu$ A			
[21]	R/W	Offset UP enable	1	0	Sets Direction of Reg 09h[20:14] Up, 0- UP Offset Off			
[22]	R/W	Offset DN enable	1	1	Sets Direction of Reg 09h[20:14] Down, 0- DN Offset Off			
[23]	R/W	HiK charge pump Mode	21	0	Only recommended with external VCOs and Active Loop Filters. When enabled the HMC1190ALP6NE increases CP current by 3 mA, thereby improving phase noise perfor- mance, and increasing loop bandwidth			
[23] R/W HIK charge pump Mode 1 0 current by 3 mA, thereby improving phase noise perfor-								





# BROADBAND HIGH IP3 DUAL CHANNEL DOWNCONVERTER w/ Fractional-N PLL & VCO, 0.7 - 3.8 GHz

### 2.12 Reg 0Ah VCO AutoCal Configuration Register DEFAULT 2046 h

Bit	Туре	Name	Width	Default	Description
[2:0]	R/W	Vtune Resolution	3	6d	Used by internlan AutoCal state machine R Divider Cycles 0 - 1 1 - 2 2 - 4 3 - 8 4 - 32 5 - 64 6 - 128 7 - 256 div cycles for frequency measurement. Measurement should last > 4 µsec. Note: 1 does not work if R divider = 1.
[10:3]	R/W	Reserved	8	16d	Reserved
[11]	R/W	AutoCal Disable	1	0	0 = AutoCal Enabled 1 = AutoCal disabled
[12]	R/W	Reserved	1	0	Reserved
[14:13]	R/W	FSM/VSPI Clock Select	2	1	Set the AutoCal FSM and VSPI Clock (50 MHz maximum) 0: Input Crystal Reference 1: Input Crystal Reference/4 2: Input Crystal Reference/16 3: Input Crystal Reference/32
[16:15]	R/W	Reserved	2	0	Reserved
[17]	R/W	Auto relock - one Try	1	0	Does not attempt to relock if lock is lost     High and the street is the street of the street is any reason.     Only tries once.
[23:18]	R/W	Reserved	5	0	Reserved
	Q	Reserved			





# BROADBAND HIGH IP3 DUAL CHANNEL DOWNCONVERTER w/ Fractional-N PLL & VCO, 0.7 - 3.8 GHz

#### 2.13 Reg 0Bh PD/CP Register DEFAULT 78061 h

BIT	TYPE	NAME	Width	Default	DESCRIPTION
[3:0]	R/W	Reserved	4	1	Reserved
[4]	R/W	PD Phase Select	1	0	Inverts the PD polarity (program to 0) 0- Use with a positive tuning slope VCO and Passive Loop Filter (default when using internal VCO) 1- Use with a Negative Slope VCO or with an inverting Active Loop Filter with a Positive Slope VCO (Only recommended when using an External VCO, and an active loop filter)
[5]	R/W	PD Up Output Enable	1	1	Enables the PD UP output, see also Reg 0Bh[9]
[6]	R/W	PD Down Output Enable	1	1	Enables the PD DN output, see also Reg 0Bh[10]
[8:7]	R/W	Reserved	2	0	Reserved, Program to 0d.
[9]	R/W	Force CP UP	1	0	Forces CP UP output on if CP is not forced down - Use for Test only
[10]	R/W	Force CP DN	1	0	Forces CP DN output on if CP is not forced up - Use for Test only
[11]	R/W	Force CP Mid Rail	1	0	Force CP MId Rail - Use for Test only (if Force CP UP or Force CP DN are enabled they have precedence)
[23:12]	R/W	Reserved	12	120d 78h	Reserved.

#### 2.14 Reg 0Ch Exact Frequency Register

		<u> </u>	_		
BIT	TYPE	NAME	Width	Default	DESCRIPTION
[23:0]	R/W	Number of Channels per Fpd	24	0	Comparison Frequency divided by the correction rate. Must be an integer. Frequencies at exactly the correction rate will have zero frequency error. Only works in modulator Mode B(3rd order recommended modulator type in Reg06[3:2]). Reg 0Ch must be 0 if using ohter DSM type 0: Disabled 1: Invalid ≥ 2 valid max 2 <sup>24</sup> -1 = FFFFFFh = 16,777,215d





## BROADBAND HIGH IP3 DUAL CHANNEL DOWNCONVERTER w/ Fractional-N PLL & VCO, 0.7 - 3.8 GHz

### 2.15 Reg 0Fh GPO Register

DIT		NAME	Width	Dofoult	DESCRIPTION
[4:0]	R/W	GPO	Width 5	Default 1	Select signal to be output to SDO pin when enabled DEFAULT LOCK DETECT  0: Data from Reg0F[5] 1: Lock Detect Output 2. Lock Detect Trigger 3: Lock Detect Window Output 4: Ring Osc Test 5. Pullup Hard from CSP 6. PullDN hard from CSP 7. Reserved 8: Reference Buffer Output 9: Ref Divider Output 10: VCO divider Output 11. Modulator Clock from VCO divider 12. Auxiliary Clock 13. Aux SPI Clock 14. Aux SPI Enable 15. Aux SPI Data Out 16. PD DN 17. PD UP 18. SD3 Clock Delay 19. SD3 Core Clock 20. AutoStrobe Integer Write 21. Autostrobe Frac Write 22. Autostrobe Aux SPI 23. SPI Latch Enable 24. VCO Divider Sync Reset 25. Seed Load Strobe 2629 Not Used 30. SPI Output Buffer En 31. Soft RSTB
[5]	R/W	GPO Test Data	1	0	1 - GPO Test Data when GPO_Select = 0
[6]	R/W	Prevent Automux SDO	1	0	1- Outputs GPO data only 0- Automuxes between SDO and GPO data
[7]	R/W	Reserved	1	0	Reserved
[8]	R/W	Disable PFET	1	0	Program to 1 if external pull-ups are used on the SDO line (Prevents conflicts on the SPI bus)
[9]	R/W	Disable NFET	1	0	Program to 1 if external pull-downs are used on the SDO line (Prevents conflicts on the SPI bus)
[23:10]	R/W	Reserved	14	0	Reserved

### 2.16 Reg 10h Tuning Register DEFAULT 80 h

	,	,			
BIT	TYPE	NAME	Width	Default	DESCRIPTION
[7:0]	R	VCO Tune Curve	8	16d 10h	VCO selection resulting from AutoCalibration. 0- maximum frequency '1111 1111'b- minimum frequency
[8]	R	VCO Tuning Busy	1	0	Indicates if the VCO tuning is in process 1- Busy 0- Not Busy





# BROADBAND HIGH IP3 DUAL CHANNEL DOWNCONVERTER w/ Fractional-N PLL & VCO, 0.7 - 3.8 GHz

#### 2.17 Reg 11h SAR Register (Read Only)

BIT	TYPE	NAME	Width	Default	DESCRIPTION
[18:0]	R	SAR Error Magnitude Count	19	2 <sup>19</sup> - 1d 7FFFFh	SAR Error Magnitude Count
[19]	R	SAR Error Sign	1	0	SAR Error Sign 0: positive 1: negative
[23:20]	R	Reserved	4	0	Reserved

#### 2.18 Reg 12h GPO/LD Register (Read Only)

BIT	TYPE	NAME	Width	Default	DESCRIPTION
[0]	R	GPO Out	1	0	GPO Output
[1]	R	Lock Detect Out	1	0	Lock Detect Output
[23:2]	R	Reserved	22	7h	Reserved

### 2.19 Reg 13h BIST Register (Read Only)

		•	, ,	•	,,	
	BIT	TYPE	NAME	Width	Default	DESCRIPTION
	[16:0]	R	Reserved	16	4697d 1259h	Reserved
1						





# BROADBAND HIGH IP3 DUAL CHANNEL DOWNCONVERTER w/ Fractional-N PLL & VCO, 0.7 - 3.8 GHz

### 2.20 Reg 14h Auxiliary SPI Register

BIT	TYPE	NAME	Width	Default	DESCRIPTION
[0]	R/W	Aux SPI Mode	1	0	1- Use the 3 outputs as an SPI port 0- Use the 3 outputs as a static GPO port along with Reg 14h[3:1]
[3:1]	R/W	Aux GPO Values	3	0	3 Output values can be set indivually when Reg 10h [0] = 1
[4]	R/W	Aux GPO 3.3 V	1	0	0- 1.8 V output out of the Auxiliary GPO pins when Reg 10h [0] = 1 1- 3.3 V output out of the Auxiliary GPO pins when Reg 10h [0] = 1
[8:5]	R/W	Reserved	4	1	Reserved
[9]	R/W	Phase Sync	1	1	When set, CHIP_EN pin is used as a trigger for phase synchronization. Can be used to synchronize multiple HMC1190ALP6NE, or to along with the Reg 1Ah value to phase step the output.  (Exact Frequency Mode must be enabled)
[11:10]	R/W	Aux SPI GPO Output	2	0	Option to send GPO multiplexed data (ex Lock Detect) to one of the auxiliary outputs 0- None 1 - to [0] 2 - to [1] 3 - to [2]
[13:12]	R/W	Aux SPI Outputs	2	0	When disabled: 0 - Outputs Hi Z 1 - Outputs stay driven 2 - Outputs driven to high 3 - Outputs driven to low
[23:14]	R/W	Reserved	10	0	Reserved

### 2.21 Reg 15h Manual VCO Config Register Default F48A0 h

BIT	TYPE	NAME	Width	Default	DESCRIPTION
[0]	R/W	Manual Calibration Mode	1	0	VCO subsystem manual calibration enabled     VCO subsystem manual calibration disabled
[5:1]	R/W	Capacitor Switch Setting	5	16d 10h	capacitor switch setting
[8:6]	R/W	Manual VCO Selection	3	2	selects the VCO core sub-band
[9]	R/W	Manual VCO Tune Enable	1	0	1- Manual VCO tuning enabled 0- Manual VCO tuning disabled
[15:10]	R/W	Reserved	6	18d 12h	Reserved
[16]	R/W	Enable Auto-Scale CP current	1	1	1 - Automatically scale CP current based on VCO frequency and capacitor setting     0- Don't scale CP current
[23:17]	R/W	Reserved	7	7d	Reserved





## BROADBAND HIGH IP3 DUAL CHANNEL DOWNCONVERTER w/ Fractional-N PLL & VCO, 0.7 - 3.8 GHz

#### 2.22 Reg 16h Gain Divider Register Default 6C1 h

<i>L.LL</i>		y Ton Gam Bivider II	9,010					
BIT	TYPE	NAME	Width	Default	DESCRIPTION			
[5:0]	R/W	RF Divide Ratio	6	1	0 - Mute, VCO and PLL buffer On, RF output stages Off 1 - Fo 2 - Fo/2 3 - invalid, defaults to 2 4 - Fo/2 5 - invalid, defaults to 4 6 - Fo/6 60 - Fo/60 61 - invalid, defaults to 60 62 - Fo/62 > 62 - invalid, defaults to 62			
[7:6]	R/W	LO Output Buffer Gain Control	2	3	3 - Max Gain 2 - Max Gain - 3 dB 1 - Max Gain - 6 dB 0 - Max Gain - 9 dB			
[9:8]	R/W	LO2 Output Buffer gain Control	2	2	3 - Max Gain 2 - Max Gain - 3 dB 1 - Max Gain - 6 dB 0 - Max Gain - 9 dB			
[10]	R/W	Divider Output Stage Gain Control	1	1	1 - Max Gain 0 - Max Gain - 3 dB			
[23:11]	R/W	Reserved	13	0	Reserved			





## BROADBAND HIGH IP3 DUAL CHANNEL DOWNCONVERTER w/ Fractional-N PLL & VCO, 0.7 - 3.8 GHz

#### 2.23 Reg 17h Modes Register Default 1AB h

BIT	TYPE	NAME	Width	Default	DESCRIPTION
[0]	R/W	VCO SubSys Master Enable	1	1	Master enable for the entire VCO Subsystem  1 - Enable  0 - Disable  Chip Enable is also required to set as enable mode.
[1]	R/W	VCO Enable	1	1	
[2]	R/W	External VCO Buffer Enable	1	0	External VCO Buffer to output stage enable. Only used when locking an external VCO.
[3]	R/W	PLL Buffer Enable	1	1	PLL Buffer Enable. Used when using an internal VCO.
[4]	R/W	LO1 Output Buffer Enable	1	0	Enables LO1 (LO_P & LO_N pins) output buffer.
[5]	R/W	LO2 Output Buffer Enable	1	1	Enables the LO2 (LO2_N & LO2_P pins) output buffer
[6]	R/W	External Input Enable	1	0	Enables External VCO input
[7]	R/W	Pre Lock Mute Enable	1	1	Mute both output buffers until the PLL is locked
[8]	R/W	LO1 Output Single-Ended Enable	1	1	Enables Single-Ended output mode for LO output  1- Single-ended mode, LO_N pin is enabled, and LO_P pin is disabled  0- Differential mode, both LO_N and LO_P pins enabled  Please note that single-ended output is only available on LO_N pin.
[9]	R/W	LO2 Output Single-Ended Enable	1	0	Enables Single-Ended output mode for LO2 output 1- Single-ended mode, LO2_N pin is enabled, and LO2_P pin is disabled 0- Differential mode, both LO2_N and LO2_P pins enabled Please note that single-ended output is only available on LO2_N pin.
[10]	R/W	Reserved	1	0	Reserved
[11]	R/W	Charge Pump Output Select	7	0	Connects CP to CP1 or CP2 output. 0: CP1 1: CP2
[23:12]	R/W	Reserved	12	0	Reserved

### 2.24 Reg 18h Bias Register Default 54C1 h

BIT	TYPE	NAME	Width	Default	DESCRIPTION
[18:0]	R/W	Reserved	19	21697d 54C1h	Reserved
[19]	R/W	External Input buffer BIAS bit0	1	0	External Input buffer BIAS bit0
[20]	R/W	External Input buffer BIAS bit1	1	0	External Input buffer BIAS bit1
[23:21]	R/W	Reserved	3	0	Reserved

### 2.25 Reg 19h Cals Register Default AAA h

BIT	TYPE	NAME	Width	Default	DESCRIPTION
[23:0]	R/W	Reserved	2	2730d AAAh	Reserved. Program to AB2h.





# BROADBAND HIGH IP3 DUAL CHANNEL DOWNCONVERTER w/ Fractional-N PLL & VCO, 0.7 - 3.8 GHz

#### 2.26 Reg 1Ah Seed Register Default B29D0Bh

2.20 Reg IAN Seed Register Delaut B25D0DN						
BIT TYPE NAME Width Default DESCRIPTION						
[23:0] R/W Delta Sigma Modulator Seed  24 11705611d B29D0Bh  B29D0Bh  Used to program output phase relative to the reference (Exact Frequency Mode required). When not using Example Mode and Auto seed Enable Reg06h[8] =1, Reg1Ah seed of output signal. If AutoSeed disable Reg06h[8] is the start phase of the signal after every frequency of Phase = 2π x Reg1Ah/(2 <sup>24</sup> )	act Frequency ets the start  =0, Reg1Ah					





# BROADBAND HIGH IP3 DUAL CHANNEL DOWNCONVERTER w/ Fractional-N PLL & VCO, 0.7 - 3.8 GHz

#### 3.0 Application Information

The HMC1190ALP6NE is a broadband dual channel, high dynamic range, high gain, low noise, high-linearity down converting mixer with integrated Fractional-N Integer-N PLL and VCO, designed to cover RF frequencies from 700 MHz to 3.5 GHz. The HMC1190ALP6NE's low noise and high linearity performance makes it suitable for a wide range of transmission standards, including TDD, FDD, LTE, WiMAX, CDMA,GSM, MC-GSM, W-CDMA, UMTS, TD-SCDMA applications.

The HMC1190ALP6NE offers an easy-to-use and complete frequency conversion solution for diversity and MIMO receiver applications in a highly compact 6x6 mm plastic QFN package. The HMC1190ALP6NE greatly simplifies the design of diversity and MIMO receiver applications by increasing the integration level and reducing the number of required circuit elements thereby reducing cost, area, and power consumption.

#### 3.1 Principle of Operation

HMC1190ALP6NE's single-ended RF inputs are converted into differential through the on-chip integrated baluns. The single-ended RF inputs are internally broadband matched to 50  $\Omega$  and require only standard DC-blocking capacitors.

HMC1190ALP6NE's RF inputs can be externally matched for narrow band application frequencies with a simple matching network including a series inductor, and a shunt capacitor to further improve the performance. Please refer to the application circuit for narrow band RF input matching for the detailed information.

The HMC1190ALP6NE's IF amplifiers are designed for differential 200  $\Omega$  output load impedance. A few external components are required at these IF outputs for the broadband frequency response as recommended in the application circuit.

Refer to the IF output interface section for detailed information.

The HMC1190ALP6NE requires 5V, 3.3V and 3V supply voltages and external bias voltages. Bias voltages generate reference currents for the IF and LO amplifiers. 3.3V supply voltage and the external bias voltages can be generated from 5V supply voltage to operate with a single supply. Please refer to the single supply operation section for more information.

The reference currents to the IF and LO amplifiers can be disabled through SPI interface. See `Enabling / Disabling Mixer Features` section for details.

### 3.2 Supply Number Reduction

The LOVDD, VCS1, VCS2, LOBIAS1, LOBIAS2, VGATE1 and VGATE2 pins of HMC1190ALP6NE requires different supply voltages.

Except LOVDD, other pin voltages i.e. VGATE1, VGATE2, LOBIAS1, LOBIAS2, VCS1, VCS2 voltages are already generated from 5.5V supply voltage on evaluation board (see application circuit). These bias voltages can be optimized by external resistors (VCS1, VCS2, LOBIAS1, LOBIAS2, VGATE1, and VGATE2). The resistor values of VCS1, VCS2 on evaluation board are 590 Ohms. LOBIAS1 and LOBIAS2 series resistor values are 270 Ohms. Refer to the VCS Interface and LOBIAS Interface section for more information.

On the evaluation board, VGATE1, VGATE2 pin voltages are 5V; however VGATE1, VGATE2 pin voltages can be tuned between 4.7V and 5V for optimization of Input IP3 and conversion gain performances. After VGATE1,VGATE2 pin voltages are optimized, these pin voltages can be generated from 5V supply by changing the values of series resistors, R14 and R15. Refer to the VGATE interface section for more information.

The 3 V supply voltage for the LO amplifiers can be generated from 5 V or 3.3 V supply voltages by adding





# BROADBAND HIGH IP3 DUAL CHANNEL DOWNCONVERTER w/ Fractional-N PLL & VCO, 0.7 - 3.8 GHz

a series resistor (R\_LOVDD) between LOVDD pin and supply voltage in the configuration shown in Figure 74. If using a 5 V supply R\_LOVDD = 14  $\Omega$ , and minimum power rating of R\_LOVDD is 0.3 W If using a 3.3 V supply, R\_LOVDD = 2.15  $\Omega$ , and minimum power of R\_LOVDD is 0.05 W





Figure 74. Interface to generate 3 V for LOVDD pin from 3.3V or 5V Supply.

#### 3.3 VGATE Interface

The VGATE1, VGATE2 pins are bias pins for mixer cores. On evaluation board VGATE1, VGATE2 pin voltages are set to 5V. However voltage can be tuned between 4.7V and 5V for optimizing input IP3 and conversion gain performances for desired frequency band. Higher IIP3 values can be obtained by increasing the VGATE1, VGATE2 pin voltages but this will reduce HMC1190ALP6NE's conversion gain. Figure 77 shows the measured conversion gain and IIP3 for four values of VGATE1, VGATE2 pin voltages.

#### Conversion Gain vs. VGATE [1]



#### Input IP3 vs. VGATE




Figure 75. Conversion Gain & IIP3 vs. RF Frequency over VGATE Pin Voltage @25C, IF =150 MHz

After the VGATE voltage is tuned for optimized IIP3 and conversion gain performance, the VGATE pin

[1] Balun losses at IF output ports are de-embedded.





# BROADBAND HIGH IP3 DUAL CHANNEL DOWNCONVERTER w/ Fractional-N PLL & VCO, 0.7 - 3.8 GHz

voltage can be generated from 5V supply voltage by changing the value of series resistors, R54 and R56 from 0 Ohm to an appropriate value.

Table 16 shows the typical resistor values that need to be added in series with VGATE1, VGATE2 pins for different VGATE voltages. A fine tune for R54 and R56 resistors can be used if a better fit is required.

Table 16. Resistor values for Different VGATE Pin Voltages


VGATE1=VGATE2	R54=R56
4.7 V	174 Ohms
4.8 V	120 Ohms
4.9 V	56 Ohms
5.0 V	0 Ohm

#### 3.4 VCS Interface and LOBIAS Interface

VCS1, VCS2 pins are bias pins for IF amplifiers on each channel and set the reference currents to these IF amplifiers. The VCS voltage is generated from the 5V supply by series resistors. Higher IIP3 values can be obtained by changing the values of these series resistors R61 and R73, which will change the total supply current of the IF amplifiers which can be seen on Table 17.

LOBIAS1, LOBIAS2 pins are bias pins for LO amplifiers and set the reference currents to these LO amplifiers. The LOBIAS voltage is generated from the 5V supply by series resistors R71 and R57. Changing LOBIAS2 voltage, changes current consumed by LOVDD pin, which can be seen at Table 18.

HMC1190ALP6NE's flexible design allows users to choose best configuration for their needs. For higher power consumption, better OIP3 values can be achieved.






Figure 76. Conversion Gain, IIP3 vs. VCS1, VCS2 and LOBIAS2 voltages at 1900 MHz RF Input. [1]

Figure 76 shows the measured conversion gain and IIP3 vs. VCS and LOBIAS2 voltages at 1900MHz. Conversion gain and IIP3 vs. VCS and LOBIAS2 voltages at 1900MHz.





# BROADBAND HIGH IP3 DUAL CHANNEL DOWNCONVERTER w/ Fractional-N PLL & VCO, 0.7 - 3.8 GHz

Table 17. VCS voltage vs IF Amplifier Currents

VCS Jumper, J13 (V)	VCS Pin (V)	IF Amp (mA)	R61=R73
	4.25	181	440 Ohms
	4.0	159	590 Ohms
5.0 V	3.75	135	740 Ohms
	3.5	110	880 Ohms
	3.25	86	1 KOhms

Table 18. LOBIAS2 voltage vs LO Amplifier Currents


LOBIAS Jumper, J12 (V)	LOBIAS2 Pin (V)	LO Amp (mA)	R71=R57
	4.75	157	110 Ohms
	4.4	150	270 Ohms
5.0 V	4.05	143	420 Ohms
	3.7	135	580 Ohms
	3.36	128	740 Ohms

#### 3.5 External RF Matching

The HMC1190ALP6NE's RF inputs are internally broadband matched to  $50\Omega$ . RF inputs can be externally matched for a specific RF frequency band of interest to further improve Input IP3 (IIP3). Matching RF inputs to a specific RF frequency band can be easily accomplished by adding a series inductor and a shunt capacitor. See Table 3 for values of the external matching components for corresponding RF frequency bands. Application circuit with the external components on RF input pins can be seen at Figure 80.

VGATE1, VGATE2 pin voltages can be optimized for a specific RF frequency band by changing the resistor values in series with these pins. Table-1 shows the resistor values (R54, R56) for corresponding VGATE pin voltage.

Figure 77, Figure 78, and Figure 79 show the measured conversion gain, IIP3 and OIP3 for 900MHz, 1900MHz and 2500MHz RF frequency bands.







Figure 77. Conversion gain, IIP3 and OIP3 for 900MHz RF frequency band. [1]





# BROADBAND HIGH IP3 DUAL CHANNEL DOWNCONVERTER w/ Fractional-N PLL & VCO, 0.7 - 3.8 GHz







Figure 78. Conversion Gain, IIP3 and OIP3 for 1900MHz RF frequency band. [1]






Figure 79. Conversion Gain, IIP3 and OIP3 for 2500MHz RF frequency bands. [1]

#### Table 19. Components for Selected Frequency Bands

Tune Frequency	C82	C81	C80	R55	Recommended VGATE1,2 Voltages
900 MHz	2.7 pF	8.2 nH	Open	0 Ohm	5.0V
1900 MHz	1 pF	2.7 nH	Open	120 Ohms	4.8V
2500MHz	Open	1 nH	1 pF	120 Ohms	4.8V





### BROADBAND HIGH IP3 DUAL CHANNEL DOWNCONVERTER w/ Fractional-N PLL & VCO, 0.7 - 3.8 GHz




Figure 80. Application Circuit for Narrowband RF Input Matching

It is recommended to use high side LO injection for RF frequencies below 1.2 GHz for better IIP3. For instance, higher IIP3 can be obtained if LO input is driven with high side at RF=900 MHz. Please refer to Figure 81.




Figure 81. Input IP3 vs. High Side LO & Low Side LO @ VGATE=5V





# BROADBAND HIGH IP3 DUAL CHANNEL DOWNCONVERTER w/ Fractional-N PLL & VCO, 0.7 - 3.8 GHz

### 3.6 Input IP3 Dependence on RF Input Power

The HMC1190ALP6NE accepts a wide range of RF input power. Figure 82 shows the IIP3 vs. RF input power for 1900 MHz RF and 150 MHz IF.




Figure 82. IIP3 vs. RF Input Power, RF= 1900 MHz, IF= 150 MHz, VGATE= 4.8V

#### 3.7 Enabling / Disabling Mixer Features

HMC1190ALP6NE has a dual channel down converter core but it can also be configured as a single channel one. When single channel option is desired, HMC1190ALP6NE's unused IF amplifier can be disabled through SPI interface.

HMC1190ALP6NE can also be used as standalone PLL/VCO. In this case all IF and LO buffer amplifiers at mixer side can be disabled through SPI interface. Value of Reg14 should be changed in order to make necessary enable/disable changes. See Table 20 for details.

Table 20. Mixer Enable / Disable

REG14h value	Function		
3F4	IF2 disabled, IF1 and LO_Mixer enabled		
3F2	IF1 disabled, IF2 and LO_Mixer enabled		
3F6	IF1, IF2 and LO_Mixer disabled		
3F0	IF1, IF2 and LO_Mixer enabled		

### 3.8 Using an External VCO

In order to configure HMC1190ALP6NE to use with an external VCO, Register 17 needs to be configured to disable the on chip VCO and VCO to PLL path. Enable External Buffer, second CP link and External I/O switch. To make these changes Reg 17 [0:11] should be configured as 3157d.

Figure 83 shows HMC1190ALP6NE configured as PLL alone used with External VCO HMC384LP4E. Loop Filter components are used as below.





## BROADBAND HIGH IP3 DUAL CHANNEL DOWNCONVERTER w/ Fractional-N PLL & VCO, 0.7 - 3.8 GHz




Figure 83. Loop filter components for HMC1190ALP6NE is configured as PLL alone used with external VCO HMC384LP4E




Figure 84. Closed Loop Phase Noise with External HMC384LP4E VCO @ 2200 MHz.

For detailed theory of operation of PLL/VCO, please refer to the "PLLs with Integrated VCOs - RF VCOs Operating Guide".